ImageVerifierCode 换一换
格式:PPT , 页数:40 ,大小:697KB ,
资源ID:378676      下载积分:2000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-378676.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(Asynchronous Design Using Commercial HDL Synthesis Tools.ppt)为本站会员(王申宇)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

Asynchronous Design Using Commercial HDL Synthesis Tools.ppt

1、Asynchronous Design Using Commercial HDL Synthesis Tools,Michiel Ligthart Karl Fant Ross Smith Alexander Taubin Alex Kondratyev,Outline,Added Value of NCL - Simplification of design Canonical form of gates - The key for optimization NCL in CAD flow. An example Validation of optimization Experimental

2、 results Conclusion and future work,Outline,Added Value of NCL - Simplification of design Canonical form of gates - The key for optimization NCL in CAD flow. An example Validation of optimization Experimental results Conclusion and future work,Potential NCL Advantages,Outline,Added Value of NCL - Si

3、mplification of design Canonical form of gates - The key for optimization NCL in CAD flow. An example Validation of optimization Experimental results Conclusion and future work,NULL,Data Communication Based on DI Encoding,Completion detection,Combinational circuitry,Request for DATA/NULL,DI protocol

4、 with spacer (NULL) NULL propagation / NULL acknowledge Data propagation / Data acknowledge,Register,Register,DATA,NCL: Pushing Two-phase Behavior Down to the Level of Each Gate,NCL: Pushing Two-phase Behavior Down to the Level of Each Gate,Gate output acknowledges input changes Simplest DI encoding

5、 - dual-rail Sims58,General Implementation of Hysteresis Gates in CMOS,Refined Implementation of NCL Hysteresis Gates in CMOS,Reset of each individual gate scales up to the whole network,Family of Logic Gates,z=ab+ac+bc+z(a+b+c),The gate switchesto data when M inputs are datato NULL when all inputs

6、are NULLIt is possible to use “negative logic” reversing pull-up and pull-down networks,a,b,b,b,c,c,a,a,z,Example: 2-of-3 Threshold Gate with Hysteresis,c,Outline,Added Value of NCL - Simplification of design Canonical form of gates - The key for optimization NCL in CAD flow. An example Validation o

7、f optimization Experimental results Conclusion and future work,RTL Design Flow Combinational Optimization,Separate combinational logic and registers,Request for data/null,reset,Combi-national process,Request for data/null,Sequential process,NCL library,VHDL,Generic library,Synthesis,Synthesis,Step 1

8、. Translate HDL into “synchronous” netlist,Step 2.Convert intermediate netlist into NCL netlist,Two-Step Synthesis Flow(Using Synopsys Design Compiler),RTL description (MUX),entity testinput a,b,s : ncl_logic;output z : ncl_logic; architecture process (a, b, s) is beginif s = 1 then z = a;elsez = b;

9、end if; end process;,a,b,s,z,Input to Step 1: RTL Description (Multiplexer Example),MUX Example: Output of Step 1 / Input to Step 2: Intermediate Netlist,a,s,b,x,y,z,Two input NAND gates,Dual-rail Package,Define typetype dual_rail_logic is recordrail1 : std_logic ;rail0 : std_logic ; end record;,Opt

10、imizing with Design Compiler,Dual-rail expansion Two phases (set and reset) are separated Set phase ensures circuit functionality Reset phase is implied Optimizations are applied to the set phase,Dual-rail Expansion of MUX,a,s,b,x,y,z,Naive semi-static DIMS implementation 114 transistors (can be red

11、uced to 63 transistors by merging C-elements with OR-gates) versus 14 for a synchronous circuit,b.f,a.t,b.t,D-R,NAND,D-R,NAND,D-R,NAND,x.t,s.f,a.f,x.f,y.t,y.f,z.t,z.f,s.t,“Images”-Boolean Gates Implementing Set Functions,In the initial state: z=a=b=c=0,Image of Dual-rail NAND Gate,out.t,out.f,C,C,C,

12、C,a.t,b.t,a.f,b.f,D-R,NAND,a.t,a.f,b.t,b.f,out.t,out.f,Image of Dual-rail NAND Gate,out.t,out.f,a.t,b.t,a.f,b.f,Dual-rail Expansion for MUX,b.f,a.t,b.t,x.t,s.f,a.f,x.f,y.t,y.f,z.t,z.f,s.t,Twelve 2-input C-gates & Three 3-input OR-gates,Image Circuit of Dual-rail Expansion for MUX,b.f,a.t,b.t,x.t,s.f

13、,a.f,x.f,y.t,y.f,z.t,z.f,s.t,Optimized with Design Compiler,MUX circuit passes technology independent optimization and is mapped to “images” of gates from NCL library.,Technology Mapping with Design Compiler,NCL circuit: images are replaced by gates with hysteresis,44 transistors - 30% better than o

14、ptimized DIMS,Outline,Added Value of NCL - Simplification of design Canonical form of gates - The key for optimization NCL in CAD flow. An example Validation of optimization Experimental results Conclusion and future work,Optimization Flow,Boolean circuit,Dual-rail image,translation,Optimized circui

15、t,optimization,Mapped to images,tech.mapping,Synchronous,Validation of Optimization,The validity of transformations (DI equivalence) is based on two properties:Functional equivalence of optimized and original circuits (under two-phase operation)Maintenance of DI properties in optimized circuit,Both

16、are based on the properties of prime and irredundant networks and properties of algebraic factorization Brayton90, Hachtel92,Validation of Optimization: Idea of the Proof,Outline,Added Value of NCL - Simplification of design Canonical form of gates - The key for optimization NCL in CAD flow. An exam

17、ple Validation of optimization Experimental results Conclusion and future work,Manual vs. Synthesized Designs,Area (transistor number),For bigger circuits Synthesis/Manual ratio is better (22% improvement for biggest example),Synchronous vs. NCL design,gates,transistors,Penalty in transistors:,Dual-

18、rail implementation Effective delay-insensitivity,To reduce transistor count:,Use four-rail encoding Improve architectural solutions: e.g., OR instead MUX Compromise delay insensitivity,Outline,Added Value of NCL - Simplification of design Canonical form of gates - The key for optimization NCL in CA

19、D flow. An example Validation of optimization Experimental results Conclusion and future work,Conclusions,First methodology to use standard HDL and commercial tools both to simulate and synthesize asynchronous circuits The methodology is formally validated The results of the synthesis are acceptable

20、,Future Tasks,Reduce area/power without losing delay insensitivity (e.g., four-rail design) Relax DI requirements to reduce area (e.g., using timing assumptions)Use peephole optimizations (e.g., merge gates used for registration with their input gates etc.) Write DesignWare components to get better

21、performance for arithmetic units (infer hand designed components),Completion detection (request signal),Inverter (acknowledgement signal),Structural View on Sequential NCL,Propagation of DATA/NULL through orphans is not acked by output,Orphans are:,more local than fundamental mode assumption (concern particular paths),safer than isochronic forks (compare wire delays to cycle time),2NCL Delay-sensitivity: Orphans,Full adder,do not cross the completion boundaries,could be avoided by adding observability points,Orphans (continued),

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1