ImageVerifierCode 换一换
格式:PDF , 页数:17 ,大小:202.11KB ,
资源ID:689178      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-689178.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA DSCC-VID-V62 04731 REV A-2011 MICROCIRCUIT DIGITAL ADVANCED BIPOLAR CMOS 3 3-V ABT SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTERS MONOLITHIC SILICON.pdf)为本站会员(outsidejudge265)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA DSCC-VID-V62 04731 REV A-2011 MICROCIRCUIT DIGITAL ADVANCED BIPOLAR CMOS 3 3-V ABT SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTERS MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate paragraphs to current requirements. - PHN 11-08-22 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing RE

2、V PAGE REV PAGE REV STATUS OF PAGES REV A A A A A A A A A A A A A A A A A PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/A PREPARED BY Charles F. Saffle DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing CHECKED BY Charles F. Saffle TITLE MICROCIRCUIT, DIGITAL,

3、 ADVANCED BIPOLAR CMOS, 3.3-V ABT SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTERS, MONOLITHIC SILICON YY-MM-DD 04-06-09 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/04731 REV A PAGE 1 OF 17 AMSC N/A 5962-V073-11 Provided by IHSNot for ResaleNo reproduction or networking

4、 permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance 3.3-V ABT scan test device with 18-bit transceiver and registers

5、 microcircuit, with an operating temperature range of -40C to +85C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentati

6、on: V62/04731 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LVTH18646A-EP 3.3-V ABT scan test device with 18-bit transceiver and registers 1.2.2 Case outlines. The case outlines are a

7、s specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 64 JEDEC MS-026 Plastic quad flatpack 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufactureR: Finish designator Material A Hot solder dip B Tin-lead pla

8、te C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 3 1.3 Absolute maximum ratings. 1/ Supp

9、ly voltage range (VCC) . -0.5 V to +4.6 V Input voltage range (VI) . -0.5 V to 7 V 2/ Voltage range applied to any output in the high state or power-off state (VO) -0.5 V to 7 V 2/ Current into any output in the low state (IO) . 128 mA Current into any output in the high state (IO) . 64 mA 3/ Input

10、clamp current (IIK) (VIVCC. 4/ The package thermal impedance is calculated in accordance with JESD 51-7. 5/ Current duty cycle 50%, f 1 kHz. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE ID

11、ENT NO. 16236 DWG NO. V62/04731 REV A PAGE 4 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices JEDEC STD 51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages (Copies of the

12、se documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE) IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Ar

13、chitecture. (Copies of these documents are available online at http:/www.ieee.org or from the IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 088551331. 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 her

14、ein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and

15、recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outlin

16、e shall be as shown in 1.2.2 and figure 1. 3.5.2 Function table. The function table shall be as shown in figure 2. 3.5.3 Functional block diagram. The functional block diagram shall be as shown in figure 3. 3.5.4 Terminal connections. The terminal connections shall be as shown in figure 4. 3.5.5 Tim

17、ing waveforms and test circuit. The timing waveforms and test circuit shall be as shown in figure 5. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PA

18、GE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions VCCTemperature, TADevice type Limits Unit Min Max Input clamp voltage VIKII= -18 mA 2.7 V 25C, -40C to 85C All -1.2 V High level output voltage VOHIOH= -100 A 2.7 V to 3.6 V VCC 0.2 V IOH= -3 mA 2.7 V 2.4 IOH= -8 mA 3 V

19、2.4 IOH= -32 mA 2 Low level output voltage VOLIOL= 100 A 2.7 V 0.2 V IOL= 24 mA 0.5 IOL= 16 mA 3 V 0.4 IOL= 32 mA 0.5 IOL= 64 mA 0.55 Input current IICLK, DIR, S, TCK VI= VCCor GND 3.6 V 1 A CLK, LE, TCK, VI= 5.5 V 0 V or 3.6 V 10 OE, TDI, TMS VI= 5.5 V 3.6 V 5 OE, TDI, TMS VI= VCC1 OE, TDI, TMS VI=

20、 0 V -25 -100 A or B ports 2/ VI= 5.5 V 20 A or B ports 2/ VI= VCC1 A or B ports 2/ VI= 0 V -5 Input/output power-off leakage current IoffVIor VO= 0 V to 4.5 V 0 V 100 A Input current (hold) II(hold)3/ A or B ports, VI= 0.8 V 3 V 75 500 A A or B ports, VI= 2 V -75 -500 Off-state output current high

21、IOZHTDO,VO= 3 V 3.6 V 1 A Off-state output current low IOZLTDO, VO= 0.5 V 3.6 V -1 A 3-state output current power-up IOZPUTDO, VO= 0.5 V or 3 V 0 V to 1.5 V 50 A 3-state output current power-down IOZPDTDO, VO= 0.5 V or 3 V 1.5 V to 0 V 50 A See footnotes at end of table. Provided by IHSNot for Resal

22、eNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 6 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Conditions VCCTemperature, TADevice type Limits

23、Unit Min Max Quiescent supply current ICCOutputs high. VI= VCCor GND, IO= 0 A 3.6 V 25C, -40C to 85C All 2 mA Outputs low. VI= VCCor GND, IO= 0 A 24 Outputs disabled. VI= VCCor GND, IO= 0 A 2 Quiescent supply current delta ICC4/ One input at VCC 0.6 V, Other inputs at VCCor GND 3 V to 3.6 V 0.5 mA I

24、nput capacitance CiVI= 3 V or 0 V 3.3 V 25C 4 TYP pF Input/output capacitance CioVO= 3 V or 0 V 10 TYP pF Output capacitance CoVO= 3 V or 0 V 8 TYP pF Normal Mode (See figure 5) Clock frequency fclockCLKAB or CLKBA 2.7 V 25C, -40C to 85C All 0 100 MHz 3.3 V 0.3 V 0 120 Pulse duration twCLKAB or CLKB

25、A high or low 2.7 V 5 ns 3.3 V 0.3 V 3.8 Setup time tsuA before CLKAB or B before CLKBA 2.7 V 3.1 ns 3.3 V 0.3 V 2.9 Hold time thA after CLKAB or B after CLKBA 2.7 V 0.2 ns 3.3 V 0.3 V 0.8 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without lic

26、ense from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 7 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Conditions VCCTemperature, TADevice type Limits Unit Min Max Test Mode (See figure 5) Clock frequenc

27、y fclockTCK 2.7 V 25C, -40C to 85C All 0 40 MHz 3.3 V 0.3 V 0 50 Pulse duration twTCK high or low See figure 5. 2.7 V 10.5 ns 3.3 V 0.3 V 9.5 Setup time tsuA, B, CLK, DIR, OE or S before TCK 2.7 V 7 ns 3.3 V 0.3 V 6.5 TDI before TCK 2.7 V 3.5 3.3 V 0.3 V 2.5 TMS before TCK 2.7 V 3.5 3.3 V 0.3 V 2.5

28、Hold time thA, B, CLK, DIR, OE or S after TCK 2.7 V 1 ns 3.3 V 0.3 V 1.5 TDI after TCK 2.7 V 1 3.3 V 0.3 V 1.5 TMS after TCK 2.7 V 1 3.3 V 0.3 V 1.5 Delay time tdPower up to TCK 2.7 V 50 ns 3.3 V 0.3 V 50 Rise time trVCCpower up 2.7 V 1 s 3.3 V 0.3 V 1 See footnotes at end of table. Provided by IHSN

29、ot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 8 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Conditions VCCTemperature, TADevice

30、type Limits Unit Min Max Normal Mode Maximum frequency, CLKAB or CLKBA fmaxSee figure 5. 2.7 V 25C, -40C to 85C All 100 MHz 3.3 V 0.3 V 120 Propagation delay time, A or B to B or A tPLH, tPHL2.7 V 5.2 ns 3.3 V 0.3 V 1.5 4.7 Propagation delay time, CLKAB or CLKBA to B or A tPLH, tPHL2.7 V 7.1 ns 3.3

31、V 0.3 V 1.5 6.5 Propagation delay time, SAB or SBA to B or A tPLH, tPHL2.7 V 8.4 ns 3.3 V 0.3 V 1.5 7.5 Propagation delay time, output enable, DIR to B or A tPZH, tPZL2.7 V 8.6 ns 3.3 V 0.3 V 1.5 7.8 Propagation delay time, output disable, OE to B or A tPHZ, tPLZ2.7 V 9 ns 3.3 V 0.3 V 1.5 8.1 Propag

32、ation delay time, output disable, DIR to B or A tPHZ2.7 V 10.6 3.3 V 0.3 V 2.5 9.7 tPLZ2.7 V 9.3 3.3 V 0.3 V 2.5 8.6 Propagation delay time, output disable, OE to B or A tPHZ2.7 V 11.1 3.3 V 0.3 V 3 10.4 tPLZ2.7 V 9.7 3.3 V 0.3 V 3 9.1 See footnotes at end of table. Provided by IHSNot for ResaleNo r

33、eproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 9 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Conditions VCCTemperature, TADevice type Limits Unit

34、Min Max Test Mode Maximum frequency, TCK fmaxSee figure 5. 2.7 V 25C, -40C to 85C All 40 MHz 3.3 V 0.3 V 50 Propagation delay time, TCK to A or B tPLH, tPHL2.7 V 17 ns 3.3 V 0.3 V 2.5 14 Propagation delay time, TCK to TDO tPLH2.7 V 6.5 3.3 V 0.3 V 1 5.5 tPHL2.7 V 7.5 3.3 V 0.3 V 1.5 6.5 Propagation

35、delay time, output enable, TCK to A or B tPZH, tPZL2.7 V 20 3.3 V 0.3 V 4 17 Propagation delay time, output enable, TCK to TDO tPZH2.7 V 6.5 3.3 V 0.3 V 1 5.5 tPZL2.7 V 6.5 3.3 V 0.3 V 1.5 5.5 Propagation delay time, output disable, TCK to A or B tPHZ2.7 V 20 3.3 V 0.3 V 4 18 tPLZ2.7 V 18.5 3.3 V 0.

36、3 V 4 17 Propagation delay time, output disable, TCK to TDO tPHZ2.7 V 8.5 3.3 V 0.3 V 1.5 7 tPLZ2.7 V 8 3.3 V 0.3 V 1.5 7 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necess

37、arily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Unused pins at VCCor GND. 3/ The parameter II(hold)includes the off-state output lea

38、kage current. 4/ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCCor GND. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT

39、 NO. 16236 DWG NO. V62/04731 REV A PAGE 10 Case X Dimensions Symbol Millimeters Inches Symbol Millimeters Inches Min Max Min Max Min Max Min Max A - 1.60 - 0.063 D1 9.80 10.20 0.386 0.402 A1 1.35 1.45 0.053 0.057 D2 7.50 TYP 0.295 TYP A2 0.25 TYP 0.010 TYP E 11.80 12.20 0.465 0.480 A3 0.05 - 0.002 -

40、 E1 9.80 10.20 0.386 0.402 b 0.17 0.27 0.007 0.011 E2 7.50 TYP 0.295 TYP C 0.13 NOM 0.005 NOM e 0.50 NOM 0.020 NOM D 11.80 12.20 0.465 0.480 L1 0.45 0.75 0.018 0.030 NOTES: 1. This drawing is subject to change without notice. 2. Falls within JEDEC MS-026. 3. All linear dimensions are shown in millim

41、eters (inches). Inches equivalents are given for general information only. 4. May also be thermally enhanced plastic with leads connected to the die pads. FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER,

42、COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 11 Function Table (normal mode, each 9-bit section) Inputs Data I/O Operation or Function OE DIR CLKAB CLKBA SAB SBA A1 A9 B1 B9 X X X X X X X X X X Input Unspecified * Unspecified * Input Store A, B unspecified * Store

43、 B, A unspecified * H H X X H or L H or L X X X X Input Input disabled Input Input disabled Store A and B data Isolation, hold storage L L L L X X X H or L X X L H Output Output Input Input disabled Real-time B data to A bus Stored B data to A bus L L H H X H or L X X L H X X Input Input disabled Ou

44、tput Output Real-time A data to B bus Stored A data to B bus H = High L = Low X = Immaterial = Low-to-high clock transition. * = The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored o

45、n every low-to-high transition of the clock inputs. FIGURE 2. Function table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 12 FIGURE 3. Functio

46、nal block diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04731 REV A PAGE 13 OE DIR CLKAB CLKBA SAB SBA OE DIR CLKAB CLKBA SAB SBA L L X X X L L H X X L

47、X REAL-TIME TRANSFER REAL-TIME TRANSFER BUS B TO BUS A BUS A TO BUS B OE DIR CLKAB CLKBA SAB SBA OE DIR CLKAB CLKBA SAB SBA X X H X X X X X X X X X X X L L L H X H or L H or L X X H H X STORAGE FROM TRANSFER STORED DATA A, B, OR A AND B TO A AND/OR B FIGURE 3. Functional block diagram - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO.

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1