ImageVerifierCode 换一换
格式:PDF , 页数:14 ,大小:236.45KB ,
资源ID:689179      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。 如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-689179.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA DSCC-VID-V62 04732 REV B-2013 MICROCIRCUIT DIGITAL SINGLE 2-INPUT POSITIVE NAND GATE MONOLITHIC SILICON.pdf)为本站会员(outsidejudge265)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA DSCC-VID-V62 04732 REV B-2013 MICROCIRCUIT DIGITAL SINGLE 2-INPUT POSITIVE NAND GATE MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add device type 02. Add case outline Y. Update boilerplate to current revision. - CFS 06-10-18 Thomas M. Hess B Update boilerplate paragraphs to current requirements. - PHN 13-09-09 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO

2、: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV B B B B B B B B B B B B B B PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Phu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO

3、43218-3990 Original date of drawing CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, DIGITAL, SINGLE 2-INPUT POSITIVE NAND GATE, MONOLITHIC SILICON YY MM DD 04-07-07 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/04732 REV B PAGE 1 OF 14 AMSC N/A 5962-V077-13 Provided by IHSNot for

4、ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance single 2-input positive NAND

5、gate microcircuit, with an operating temperature range of -40C to +85C for device type 01, and -55C to +125C for device type 02. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control n

6、umber for identifying the item on the engineering documentation: V62/04732 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LVC1G00-EP Single 2-input positive NAND gate 02 SN74LVC1G00-EP

7、 Single 2-input positive NAND gate 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 5 JEDEC MO-203 Plastic small outline Y 5 JEDEC MO-178 Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below

8、or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER,

9、 COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 3 1.3 Absolute maximum ratings. 1/ Supply voltage range, (VCC) . -0.5 V to +6.5 V Input voltage range, (VI) . -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high impedance or power-off stage, (VO) -0.5

10、V to +6.5 V 2/ Voltage range applied to any output in the high or slow state, (VO) . -0.5 V to VCC+ 0.5 V 2/ 3/ Input clamp current, (IIK) (VI 0) -50 mA Output clamp current, (IOK) (VO 0) . -50 mA Continuous output current, (IO) . 50 mA Continuous current through VCCor GND 100 mA Package thermal imp

11、edance (JA): Case outline X 252C/W 4/ Case outline Y 324.1C/W 4/ Storage temperature range, (TSTG) -65C to +150C 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or

12、 any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output negative voltage ratings may exceeded if the input and output current rating

13、s are observed. 3/ The value of VCCis provided in the recommended operating conditions table. 4/ The package thermal impedance is calculated in accordance with JESD 51-7. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS

14、 COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 4 1.4 Recommended operating conditions. 5/ Supply voltage, (VCC): Operating range +1.65 V to +5.5 V Minimum, data retention only +1.5 V Minimum high level input voltage, (VIH): VCC= 1.65 V to 1.95 V +0.65 x VCCVCC= 2.3 V to 2.7

15、 V +1.7 V VCC= 3.0 to 3.6 V . +2.0 V VCC= 4.5 V to 5.5 V +0.7 x VCCMaximum low level input voltage, (VIL): VCC= 1.65 V to 1.95 V +0.35 x VCCVCC= 2.3 V to 2.7 V +0.7 V VCC= 3.0 to 3.6 V . +0.8 V VCC= 4.5 V to 5.5 V +0.3 x VCCInput voltage range, (VI) 0.0 V to 5.5 V Output voltage range, (VO) 0.0 V to

16、 VCCMaximum high level output current, (IOH): VCC= 1.65 V . -4 mA VCC= 2.3 V . -8 mA VCC= 3.0 V (2.4 V Min VOH) -16 mA VCC= 3.0 V (2.3 V Min VOH) -24 mA VCC= 4.5 V . -32 mA Maximum low level output current, (IOL): VCC= 1.65 V . 4 mA VCC= 2.3 V . 8 mA VCC= 3.0 V (0.4 V Max VOL) . 16 mA VCC= 3.0 V (0.

17、55 V Max VOL) . 24 mA VCC= 4.5 V . 32 mA Maximum Input transition rise or fall rate (t/v): VCC= 1.8 V 0.15 V, 2.5 V 0.2 V 20 ns/V VCC= 3.3 V 0.3 V . 10 ns/V VCC= 5 V 0.5 V 5 ns/V Operating free air temperature range, (TA): Device type 01 . -40C to +85C Device type 02 . -55C to +125C 2. APPLICABLE DO

18、CUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEP95 Registered and Standard Outlines for Semiconductor Devices (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201-2

19、107). 5/ All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B P

20、AGE 5 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be m

21、arked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical

22、dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Logic diagram. The logic d

23、iagram shall be as shown in figure 3. 3.5.4 Function table. The function table shall be as shown in figure 4. 3.5.5 Load circuit and timing waveforms. The load circuit and timing waveforms shall be as specified in figures 5 and 6. Provided by IHSNot for ResaleNo reproduction or networking permitted

24、without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 6 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions Device 01: -40C TA +85C, Device 02: -55C TA +125C, unless otherwise specified VCCLimits Un

25、it Min Max High level output voltage VOHIOH= -100 A 1.65 V to 5.5 V VCC 0.1 V IOH= -4 mA 1.65 V 1.2 IOH= -8 mA 2.3 V 1.9 IOH= -16 mA 3.0 V 2.4 IOH= -24 mA 2.3 IOH= -32 mA 4.5 V 3.8 Low level output voltage VOLIOL= 100 A 1.65 V to 5.5 V 0.1 V IOL= 4 mA 1.65 V 0.45 IOL= 8 mA 2.3 V 0.3 IOL= 16 mA 3.0 V

26、 0.4 IOL= 24 mA 0.55 IOL= 32 mA 4.5 V 0.55 Input current A or B inputs IIVI= 5.5 V or GND 0 to 5.5 V 5 A Input/output power off leakage current IoffVIor VO= 5.5 V 0 V 10 A Quiescent supply current ICCVI= 5.5 V or GND, IO= 0 1.65 V to 5.5 V 10 A Quiescent supply current delta ICCOne input at VCC 0.6

27、V, Other inputs at VCCor GND 3 V to 5.5 V 500 A Input capacitance CiVI= VCCor GND, TA= 25C 3.3 V 4 Typ pF Propagation delay time from input A or B to output Y tpdCL= 15 pF See figure 5 1.8 V 0.15 V 2.2 7.2 ns 2.5 V 0.2 V 0.9 4.4 3.3 V 0.3 V 0.8 3.8 5 V 0.5 V 0.8 3.4 Propagation delay time from input

28、 A or B to output Y tpdDevice type 01 CL= 30 pF or 50 pF See figure 6 1.8 V 0.15 V 3.1 9 ns 2.5 V 0.2 V 1.3 5.5 3.3 V 0.3 V 1 4.7 5 V 0.5 V 1 4 Device type 02 CL= 30 pF or 50 pF See figure 6 1.8 V 0.15 V 3.1 9 ns 2.5 V 0.2 V 1.3 7.0 3.3 V 0.3 V 1 6.3 5 V 0.5 V 1 5 Power dissipation capacitance Cpdf

29、= 10 MHz TA= 25C 1.8 V 22 Typ pF 2.5 V 22 Typ 3.3 V 23 Typ 5.0 V 25 Typ 1. Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range

30、and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBU

31、S, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 7 Case X Notes: 1. All linear dimensions are in millimeters. 2. This drawing is subject to change without notice. 3. Body dimensions do not include mold flash or protrusion. 4. Fall within JEDEC MO-203 variation AA. FIGURE 1. Case outl

32、ines. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 8 Case X Symbol Dimensions Inches Millimeters Min Max Min Max A .031 .043 0.80 1.10 A1 .000

33、.004 0.00 0.10 b .006 .012 0.15 0.30 c .005 NOM 0.13 NOM D .072 .084 1.85 2.15 E .043 .055 1.10 1.40 E1 .070 .094 1.80 2.40 e .025 BSC 0.65 BSC L .010 .018 0.26 0.46 L1 .006 TYP 0.15 TYP FIGURE 1. Case outlines - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without

34、 license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 9 Case Y Notes: 1. All linear dimensions are in millimeters. 2. This drawing is subject to change without notice. 3. Body dimensions do not include mold flash or protrusion.

35、Mold flash and protrusion shall not exceed 0.15 millimeters per side. 4. Fall within JEDEC MO-178, variation AA. FIGURE 1. Case outlines - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE

36、A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 10 Case Y Symbol Dimensions Millimeters Inches Min Max Min Max A - 1.45 - 0.057 A1 0.00 0.15 0.000 0.006 b 0.30 0.50 0.012 0.020 c 0.08 0.22 0.003 0.009 D 2.75 3.05 0.108 0.120 E 1.45 1.75 0.057 0.069 E1 2.60 3.00 0.102 0.118 e 0.95 BSC 0.037 BSC L

37、 0.30 0.55 0.012 0.022 L1 0.25 BSC 0.010 BSC FIGURE 1. Case outlines - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 11 Cases X and Y

38、 Pin No. Signal name 1 A 2 B 3 GND 4 Y 5 VCCFIGURE 2. Terminal connections. FIGURE 3. Logic diagram. Inputs Output Y A B H H L L X H X L H H = High voltage level L = Low voltage level X = Irrelevant FIGURE 4. Function Table Provided by IHSNot for ResaleNo reproduction or networking permitted without

39、 license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 12 Notes: 1. CLincludes probe and test fixture capacitance. 2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the o

40、utput control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. 3. All input pulses are supplied by generators having following characteristics: PRR 10 MHz, ZO= 50 . 4. The outputs are measured one at a time with one trans

41、ition per measurement. 5. tPLZand tPHZare the same tdis. 6. tPZLand tPZHare the same ten. 7. tPLHand tPHLare the same tpd. 8. All parameters and waveforms are not applicable to all devices. FIGURE 5. Load circuit and timing waveforms. Provided by IHSNot for ResaleNo reproduction or networking permit

42、ted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 13 Notes: 1. CLincludes probe and jig capacitance. 2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the

43、 output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. 3. All input pulses are supplied by generators having following characteristics: PRR 10 MHz, ZO= 50 . 4. The outputs are measured one at a time with one tra

44、nsition per measurement. 5. tPLZand tPHZare the same tdis. 6. tPZLand tPZHare the same ten. 7. tPLHand tPHLare the same tpd. 8. All parameters and waveforms are not applicable to all devices. FIGURE 6. Load circuit and timing waveforms. Provided by IHSNot for ResaleNo reproduction or networking perm

45、itted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04732 REV B PAGE 14 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their

46、internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accor

47、dance with the manufacturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply.

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1