ImageVerifierCode 换一换
格式:PDF , 页数:14 ,大小:250.56KB ,
资源ID:689331      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-689331.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA DSCC-VID-V62 11620-2011 MICROCIRCUIT DIGITAL CURRENT LIMITED POWER DISTRIBUTION SWITCH MONOLITHIC SILICON.pdf)为本站会员(bonesoil321)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA DSCC-VID-V62 11620-2011 MICROCIRCUIT DIGITAL CURRENT LIMITED POWER DISTRIBUTION SWITCH MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE APPROVED Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Phu H. Nguyen DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil Original date

2、 of drawing YY MM DD CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, DIGITAL, CURRENT LIMITED POWER DISTRIBUTION SWITCH, MONOLITHIC SILICON 11-10-27 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/11620 REV PAGE 1 OF 14 AMSC N/A 5962-V001-12 Provided by IHSNot for ResaleNo reproduct

3、ion or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance current limited power distribution switch microcircuit, wit

4、h an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/11620 - 0

5、1 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 TPS2041B-EP Current limited power distribution switch 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of

6、 pins JEDEC PUB 95 Package style X 15 JEDEC MO-178 Plastic small outline package 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold f

7、lash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 3 1.3 Absolute maximum ratings. 1/ Input voltage range (IN) (VI(IN) -0.3 V to +6 V 2/ O

8、utput voltage range (OUT) (VO(OUT) -0.3 V to +6 V 2/ Input voltage range (EN) (VI(EN) -0.3 V to +6 V Voltage range (OC) (VI(OC) -0.3 V to +6 V Continuous output current (IO(OUT) . Internally limited Continuous total power dissipation See dissipation ratings table. Operating virtual junction temperat

9、ure range (TJ) . -55C to 125C Storage temperature range (Tstg) . -65C to 150C Lead temperature, soldering (1.6 mm (1/16 in) from case for 10 s) 260C Electrostatic discharge (ESD) protection: Human Body Model (HBM) (H2) 2500 V Machine Model (MM) (M0) . 50 V Charged Device Model (CDM) (C5) . 1500 V Di

10、ssipating ratings table: 1.4 Recommended operating conditions. Input voltage (IN) (VI(IN). 2.7 V to 5.5 V Input voltage (EN) (VI(EN) . 0 V to 5.5 V Continuous output current (OUT) (IO(OUT) 0 mA to 500 mA Operating virtual junction temperature (TJ) . -55C to 125C 2. APPLICABLE DOCUMENTS JEDEC SOLID S

11、TATE TECHNOLOGY ASSOCIATION (JEDEC) JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices JEDEC STD 51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State

12、 Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond

13、those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. 2/ All voltage are with respect to GND Package TA 25C Power ratings Derating factor Above TA= 25C TA= 25C Power rating TA= 85C Po

14、wer rating Case X 285 mW 2.85 mW/C 155 mW 114 mW Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 4 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and

15、 legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (

16、if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are

17、as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections and terminal functions. The terminal connections and terminal functions shall be as shown in figure 2. 3.5.3 Functional block diagram. The functional block diag

18、ram shall be as shown in figure 3. 3.5.4 Test circuit and voltage waveforms. The test circuit and voltage waveforms shall be as shown in figure 4. 3.5.5 Turn on delay and rise time with 1 F load. The turn on delay and rise time with 1 F load shall be as shown in figure 5. 3.5.6 Turn off delay and fa

19、ll time with 1 F load. The turn off delay and fall time with 1 F load shall be as shown in figure 6. 3.5.7 Turn on delay and rise time with 100 F load. The turn on delay and rise time with 100 F load shall be as shown in figure 7. 3.5.8 Turn off delay and fall time with 100 F load. The turn off dela

20、y and fall time with 100 F load shall be as shown in figure 8. 3.5.9 Short circuit current, device enables into short. The short circuit current, device enabled into short shall be as shown in figure 9. 3.5.10 Inrush current with different load capacitance. The inrush current with different load cap

21、acitance shall be as shown in figure 10. 3.5.11 3 load connected to enabled device. The 3 load connected to enabled device shall be as shown in figure 11. 3.5.12 2 load connected to enabled device. The 2 load connected to enabled device shall be as shown in figure 12. Provided by IHSNot for ResaleNo

22、 reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions 2/ 3/ TJLimits Unit Min Max Power Switch Static drain source on

23、state resistance, 5 V or 3.3 V operation rDS(on)VI(IN)= 5 V or 3.3 V, IO= 0.5 A -55C TJ 125C 135 m Static drain source on state resistance, 2.7 V operation 4/ VI(IN)= 2.7 V, IO= 0.5 A -55C TJ 125C 150 Rise time, output 4/ trVI(IN)= 5.5 V CL= 1 F RL= 10 TJ= 25C 1.5 ms VI(IN)= 2.7 V 1 Fall time, outpu

24、t 4/ tfVI(IN)= 5.5 V 0.05 0.5 VI(IN)= 2.7 V 0.05 0.5 Enable Input () High level input voltage VIH2.7 V VI(IN) 5.5 V 2 V Low level input voltage VIL2.7 V VI(IN) 5.5 V 0.8 V Input current IIVI(EN)= 0 V or 5.5 V -0.5 0.5 A Turn on time 4/ tonCL= 100 F, RL= 10 3 ms Turn off time 4/ toffCL= 100 F, RL= 10

25、 10 ms Current limit Short circuit output current VI(IN) = 5 V, OUT connected to GND, device enable into short circuit TJ= 25C 0.65 1.25 A -55C TJ 125C 0.6 1.3 Supply current Supply current, low level output No load on OUT, VI(EN)= 5.5 V or VI(EN)= 0 V TJ= 25C 1 A -55C TJ 125C 5 Supply current, high

26、 level output No load on OUT, VI(EN)= 0 V or VI(EN)= 5.5 V TJ= 25C 60 A -55C TJ 125C 70 Leakage current OUT connected to ground, VI(EN)= 5.5 V or VI(EN)= 0 V -55C TJ 125C 1 TYP A Reverse leakage current VI(OUT)= 5.5 V, IN = ground TJ= 25C 0 TYP A Under voltage lockout Low level input voltage, IN 2 2

27、.5 V Hysteresis, IN TJ= 25C 75 TYP mV Overcurrent () Output low voltage, VOL(/OC)IO(OC)= 5 mA 0.4 V Off state current 4/ VO(OC)= 5 V or 3.3 V 1 A OCdeglitch 4/ OCassertion or deassertion 4 15 ms See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted witho

28、ut license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 6 TABLE I. Electrical performance characteristics - Continuous. 1/ Test Symbol Conditions 2/ 3/ TJLimits Unit Min Max Thermal shutdown 5/ Thermal shutdown threshold 4/ 135 C Recovery f

29、rom thermal shutdown 4/ 125 C Hysteresis 4/ 10 TYP C 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters

30、may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Over recommended operating junction temperature range, VI(IN)= 5.5 V, IO = 0.5 A, VI(EN) = 0 V (unless otherwise noted). 3/ Pulse testing techniques main

31、tain junction temperature close to ambient temperature; thermal effects must be accounted for separately. 4/ Specified by design. 5/ The thermal shutdown only reacts under overcurrent conditions. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LA

32、ND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 7 Case X 1 35 4Db5 PLS0.20 ME E1AA1SEATINGPLANE0.10SEEDETAIL ADETAIL A0-8GAGEPLANEL1cLePIN 1INDEX AREADimensions Symbol Millimeters Symbol Millimeters Min Max Min Max A 1.45 E 1.45 1.75 A1 0.00 0.15 E1 2.60 3.00 b

33、0.30 0.50 e 0.95 BSC c 0.08 0.22 L 0.30 0.50 D 2.75 3.05 L1 0.25 TYP NOTES: 1. All linear dimensions are in millimeters. 2. This drawing is subject to change without notice. 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. 4. Falls

34、 within JEDEC MO-178 Variation AA. FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 8 Terminal number Terminal symbol I/O Terminal Func

35、tions 1 OUT O Power switch output 2 GND Ground 3 OCO Overcurrent, Open drain output, active low 4 ENI Enable input, logic low turns on power switch 5 IN I Input voltage FIGURE 2. Terminal connections and terminal functions. CHARGEPUMPCURRENTLIMITTHERMALSENSEUVLODRIVERDEGLITCHCSOCOUTSEENOTE AINENGNDN

36、OTICE: A. CS = Current sense. FIGURE 3. Functional block diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 9 OUTRLCLTEST CIRCUITVO(OUT)90%10%tftr50%90%

37、10%VO(OUT)VI(EN)tontoff50%90%10%VO(OUT)VI(EN)tontoffFIGURE 4. Test circuit and voltage waveforms. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 10 I(EN)VI(E

38、N)V5 V/divO(OUT)V2 V/divRL= 10CL= 1TA= 25CFt - TIME - 500 s/divFIGURE 5. Turn-On delay and rise time with 1 F load. I(EN)VI(EN)V5 V/divO(OUT)V2 V/divRL= 10CL= 1TA= 25CFt - TIME - 500 s/divFIGURE 6. Turn-Off delay and fall time with 1 F load. Provided by IHSNot for ResaleNo reproduction or networking

39、 permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 11 I(EN)VI(EN)V5 V/divO(OUT)V2 V/divRL= 10CL= 100TA= 25CFt - TIME - 500 s/divFIGURE 7. Turn-On delay and rise time with 100 F load. I(EN)VI(EN)V5 V/divO(OUT)V2 V/divRL=

40、 10CL= 100TA= 25CFt - TIME - 500 s/divFIGURE 8. Turn-Off delay and fall time with 100 F load. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 12 I(EN)VI(EN)V5

41、 V/divO(OUT)I500 mA/divt - TIME - 500 s/divFIGURE 9. Short circuit current, device enabled into short. I(EN)VI(EN)V5 V/divO(OUT)I500 mA/divt - TIME - 500 s/divVI= 5 VRL= 10TA= 25C470 F220 F100 FFIGURE 10. Inrush current with different load capacitance. Provided by IHSNot for ResaleNo reproduction or

42、 networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 13 O(OC)V2 V/divO(OUT)I500 mA/divt - TIME - 2 ms/divFIGURE 11. 3 Load connected to enable device. O(OC)V2 V/divO(OUT)I500 mA/divt - TIME - 2 ms/divFIGURE 12.

43、 2 Load connected to enable device. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/11620 REV PAGE 14 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is

44、 responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR D

45、ELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum

46、. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. I

47、dentification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. Vendor item drawing administrative control number 1/ Device manufacturer CAGE code Vendor part number Top Side Marking V62/11620-01XE 01295 TPS2041BMDBVTEP PXAM 1/ The vendor item drawing establishes an admini

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1