ImageVerifierCode 换一换
格式:PDF , 页数:14 ,大小:125.01KB ,
资源ID:698597      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。 如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-698597.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-77051 REV G-2011 MICROCIRCUIT DIGITAL CMOS TRIPLE 3-INPUT AND GATE MONOLITHIC SILICON.pdf)为本站会员(testyield361)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-77051 REV G-2011 MICROCIRCUIT DIGITAL CMOS TRIPLE 3-INPUT AND GATE MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED D Add device type 02. Add CAGE 34371 as source of supply. Technical changes in 1.3 and 1.4 and table I. Boilerplate update. Editorial changes throughout. 93-11-19 Monica L. Poelking E Update boilerplate to MIL-PRF-38535 requirements. - jak 01-05-17

2、 Thomas M. Hess F Made change to paragraph 3.5. Update boilerplate to MIL-PRF-38535 requirements. - LTG 05-01-24 Thomas M. Hess G Correct truth table in figure 2. Update boilerplate to MIL-PRF-38535 requirements. - jak 11-08-24 Thomas M. Hess CURRENT CAGE CODE 67268 REV SHEET REV SHEET REV STATUS RE

3、V G G G G G G G G G G G G G OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY A. J. Foley DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil/ STANDARD MICROCIRCUIT DRAWING CHECKED BY C. R. Jackson THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AP

4、PROVED BY N. A. Hauck MICROCIRCUIT, DIGITAL, CMOS, TRIPLE 3-INPUT AND GATE, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 77-10-12 AMSC N/A REVISION LEVEL G SIZE A CAGE CODE 14933 77051 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E452-11 Provided by IHSNot for Resal

5、eNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, no

6、n-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 77051 01 C A Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device type(s). The

7、device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 4073B Triple 3-input AND gate 02 4073B Triple 3-input AND gate 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Te

8、rminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line D GDFP1-F14 or CDFP2-F14 14 Flat pack 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage range (VDD) (01) . -0.5 V dc to +18.0 V dc 1/ Supply voltage range (VDD)

9、(02) . -0.5 V dc to +20.0 V dc 1/ Input voltage range (VIN) -0.5 V dc to VDD+ 0.5 V dc Storage temperature range (TSTG) . -65C to +150C Maximum power dissipation (PD) (01) . 300 mW 2/ Maximum power dissipation (PD) (02) . 500 mW 2/ Lead temperature (soldering, 10 seconds) +265C Thermal resistance, j

10、unction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) . +175C 1.4 Recommended operating conditions. Supply voltage range (VDD) (01) . +3.0 V dc to +15.0 V dc Supply voltage range (VDD) (02) . +3.0 V dc to +18.0 V dc Minimum high level input voltage (VIH) at VDD= 5.0 V dc . +3.5 V dc Maxi

11、mum high level input voltage (VIL) at VDD= 5.0 V dc . +1.5 V dc Case operating temperature range (TC) . -55C to +125C 1/ Voltage referenced to VSSterminal. 2/ For TC= +100C to +125C, derate linearly at 12 mW/C to 200 mW. Provided by IHSNot for ResaleNo reproduction or networking permitted without li

12、cense from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 3 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a pa

13、rt of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STAND

14、ARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available

15、online at http:/assist.daps.dla.mil/quicksearch/ or http:/assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited

16、herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix

17、A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML produc

18、t in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or functi

19、on of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical d

20、imensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified o

21、n figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-

22、,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 4 DSCC FORM 2234 APR 97 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shal

23、l apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, ap

24、pendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PR

25、F-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be li

26、sted as an approved source of supply in MIL-HDBK-103 and QML-38535 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirement

27、s herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime-VA shall be required in accordance w

28、ith MIL-PRF-38535, appendix A. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the opti

29、on of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 5 DSCC FORM 2234 APR 97 Table I. Electrical performance characterist

30、ics. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device type Group A subgroups Limits Unit Min Max High-level output voltage VOHVIN= 0.0 V or VDDVDD= 5.0 V 01 1, 2, 3 4.95 V VDD= 10.0 V 1, 2, 3 9.95 VDD= 15.0 V 1, 2, 3 14.95 Low-level output voltage VOLVIN= VDDor 0.0 V VDD=

31、5.0 V 01 1, 2, 3 0.05 V VDD= 10.0 V 1, 2, 3 0.05 VDD= 15.0 V 1, 2, 3 0.05 High-level input voltage VIH1/ VDD= 5.0 V VO= 0.5 V or 4.5 V 01 1, 2, 3 3.5 V VDD= 10.0 V VO= 1.0 V or 9.0 V 1, 2, 3 7.0 VDD= 15.0 V VO= 1.5 V or 13.5 V 1, 2, 3 11.0 Low-level input voltage VIL1/ VDD= 5.0 V VO= 0.5 V or 4.5 V

32、01 1, 2, 3 1.5 V VDD= 10.0 V VO= 1.0 V or 9.0 V 1, 2, 3 3.0 VDD= 15.0 V VO= 1.5 V or 13.5 V 1, 2, 3 4.0 High-level output current IOHVDD= 5.0 V VO= 4.6 V 01 1, 2, 3 -0.3 mA VDD= 10.0 V VO= 9.5 V 1, 2, 3 -0.9 VDD= 15.0 V VO= 13.5 V 1, 2, 3 -2.2 Low-level output current IOLVDD= 5.0 V VO= 0.4 V 01 1, 2

33、, 3 0.3 mA VDD= 10.0 V VO= 0.5 V 1, 2, 3 0.9 VDD= 15.0 V VO= 1.5 V 1, 2, 3 2.2 Input current IINVDD= 15.0 V 01 1, 2, 3 1.0 A Input capacitance CINVIN= 0.0 V , See 4.3.1c 01 4 7.5 pF Quiescent supply current IDDVDD= 5.0 V 01 1, 2, 3 10.0 A VDD= 10.0 V 20.0 VDD= 15.0 V 40.0 Functional tests See 4.3.1d

34、 01 7, 8 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 6 DSCC FORM 2234 APR 97 Table I. Electrical perf

35、ormance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device type Group A subgroups Limits Unit Min Max Propagation delay time tPHL3/ CL= 50 pF minimum RL= 200 k VDD= 5.0 V 01 9 320 ns VDD= 10.0 V 2/ 130 VDD= 15.0 V 2/ 100 CL= 50 pF minimum RL= 200

36、 k 2/ VDD= 5.0 V 10, 11 480 VDD= 10.0 V 195 VDD= 15.0 V 150 tPLH3/ CL= 50 pF minimum RL= 200 k VDD= 5.0 V 9 420 VDD= 10.0 V 2/ 170 VDD= 15.0 V 2/ 130 CL= 50 pF minimum RL= 200 k 2/ VDD= 5.0 V 10, 11 630 VDD= 10.0 V 255 VDD= 15.0 V 195 Transition time tTHL, tTLH3/ CL= 50 pF minimum RL= 200 k VDD= 5.0

37、 V 01 9 200 ns VDD= 10.0 V 2/ 100 VDD= 15.0 V 2/ 80 CL= 50 pF minimum RL= 200 k 2/ VDD= 5.0 V 10, 11 300 VDD= 10.0 V 150 VDD= 15.0 V 120 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA

38、LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 7 DSCC FORM 2234 APR 97 Table I. Electrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device type Group A subgroups Limits Unit Min Max High-level outpu

39、t voltage VOHVIN= 0.0 V or VDDVDD= 5.0 V 2/ 02 1, 2, 3 4.95 V VDD= 10.0 V 2/ 1, 2, 3 9.95 VDD= 15.0 V 1, 2, 3 14.95 Low-level output voltage VOLVIN= VDDor 0.0 V VDD= 5.0 V 2/ 02 1, 2, 3 0.05 V VDD= 10.0 V 2/ 1, 2, 3 0.05 VDD= 15.0 V 1, 2, 3 0.05 High-level input voltage VIH1/ VDD= 5.0 V VO= 0.5 V or

40、 4.5 V 02 1, 2, 3 3.5 V VDD= 10.0 V VO= 1.0 V or 9.0 V 1, 2, 3 7.0 VDD= 15.0 V VO= 1.5 V or 13.5 V 1, 2, 3 11.0 Low-level input voltage VIL1/ VDD= 5.0 V VO= 0.5 V or 4.5 V 02 1, 2, 3 1.5 V VDD= 10.0 V VO= 1.0 V or 9.0 V 1, 2, 3 3.0 VDD= 15.0 V VO= 1.5 V or 13.5 V 1, 2, 3 4.0 High-level output curren

41、t IOH4/ VDD= 5.0 V VO= 4.6 V 02 1, 2, 3 -0.36 mA VDD= 10.0 V VO= 9.5 V 1, 2, 3 -0.9 VDD= 15.0 V VO= 13.5 V 1, 2, 3 -2.4 Low-level output current IOL4/ VDD= 5.0 V VO= 0.4 V 02 1, 2, 3 0.36 mA VDD= 10.0 V VO= 0.5 V 1, 2, 3 0.9 VDD= 15.0 V VO= 1.5 V 1, 2, 3 2.4 Input current IINVDD= 18.0 V 02 1, 2, 3 1

42、.0 A Input capacitance CINVIN= 0.0 V , See 4.3.1c 02 4 7.5 pF Quiescent supply current IDDVDD= 5.0 V 2/ 02 1, 2, 3 7.5 A VDD= 10.0 V 2/ 15.0 VDD= 15.0 V 2/ 30.0 VDD= 20.0 V 5/ 150.0 Functional tests See 4.3.1d 02 7, 8 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or net

43、working permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 8 DSCC FORM 2234 APR 97 Table I. Electrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless other

44、wise specified Device type Group A subgroups Limits Unit Min Max Propagation delay time tPHL3/ CL= 50 pF minimum RL= 200 k VDD= 5.0 V 02 9 250 ns VDD= 10.0 V 2/ 120 VDD= 15.0 V 2/ 90 CL= 50 pF minimum RL= 200 k 2/ VDD= 5.0 V 10, 11 375 VDD= 10.0 V 180 VDD= 15.0 V 135 tPLH3/ CL= 50 pF minimum RL= 200

45、 k VDD= 5.0 V 9 250 VDD= 10.0 V 2/ 120 VDD= 15.0 V 2/ 90 CL= 50 pF minimum RL= 200 k 2/ VDD= 5.0 V 10, 11 375 VDD= 10.0 V 180 VDD= 15.0 V 135 Transition time tTHL, tTLH3/ CL= 50 pF minimum RL= 200 k VDD= 5.0 V 02 9 200 ns VDD= 10.0 V 2/ 100 VDD= 15.0 V 2/ 80 CL= 50 pF minimum RL= 200 k 2/ VDD= 5.0 V

46、 10, 11 300 VDD= 10.0 V 150 VDD= 15.0 V 120 1/ VIHand VILtests are not required if applied as forcing functions for the VOHand VOLtests. 2/ This condition is guaranteed, if not tested, to the limits specified in table I. 3/ See figure 4 for switching time waveforms. 4/ Subgroups 2 and 3 may be guara

47、nteed, if not tested, to the limits specified in table I. 5/ At -55C this test is performed with VDD= 18 V. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REV

48、ISION LEVEL G SHEET 9 DSCC FORM 2234 APR 97 Device type All Case outlines C and D Terminal number Terminal symbol 1 IN 1A 2 IN 2A 3 IN 1B 4 IN 2B 5 IN 3B 6 OUT B 7 VSS8 IN 3A 9 OUT A 10 OUT C 11 IN 1C 12 IN 2C 13 IN 3C 14 VDD FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77051 REVISION LEVEL G SHEET 10 DSCC FORM 2234 APR 97 Each gate Inputs Output 1A 2A 3A L H

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1