ImageVerifierCode 换一换
格式:PDF , 页数:14 ,大小:160.88KB ,
资源ID:698606      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-698606.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-77060 REV F-2011 MICROCIRCUIT DIGITAL CMOS DUAL 4-INPUT OR GATE MONOLITHIC SILICON.pdf)为本站会员(deputyduring120)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-77060 REV F-2011 MICROCIRCUIT DIGITAL CMOS DUAL 4-INPUT OR GATE MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED B Add device type 02. Add CAGE 34371 as source of supply. Technical changes in 1.3 and 1.4 and table I. Boilerplate update. Editorial changes throughout - mbk 93-11-23 Monica L. Poelking C Changes IAW NOR 5962-R082-94 - ltg 93-12-29 Monica L. Poelk

2、ing D Update boilerplate to MIL-PRF-38535 requirements. - jak 01-05-17 Thomas M. Hess E Made change to paragraph 3.5. Update boilerplate to MIL-PRF-38535 requirements. - LTG 05-01-14 Thomas M. Hess F Update boilerplate to MIL-PRF-38535 requirements. - jak 11-08-24 Thomas M. Hess CURRENT CAGE CODE 67

3、268 REV SHEET REV SHEET REV STATUS REV F F F F F F F F F F F F F OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY William E. Shoup DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil/ STANDARD MICROCIRCUIT DRAWING CHECKED BY A. J. Foley THIS DRAWING IS

4、 AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Nelson A. Hauck MICROCIRCUIT, DIGITAL, CMOS, DUAL 4-INPUT OR GATE, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 77-12-29 AMSC N/A REVISION LEVEL F SIZE A CAGE CODE 14933 77060 SHEET 1 OF 13 DSCC FORM 2233 APR 97

5、5962-E460-11 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device r

6、equirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 77060 01 C A Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead fini

7、sh (see 1.2.3) 1.2.1 Device types. The device types identify the circuit function as follows: Device type Generic number Circuit function 01 4072B Dual 4-input OR gate 02 4072B Dual 4-input OR gate 1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows: Outline lette

8、r Descriptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line D GDFP1-F14 or CDFP2-F14 14 Flat pack 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage range (VDD), device type 01 . -0.5 V dc to +18

9、.0 V dc 1/ Supply voltage range (VDD), device type 02 . -0.5 V dc to +20.0 V dc 1/ Input voltage range (VIN) . -0.5 V dc to VDD+ 0.5 V dc Storage temperature range (TSTG) . -65C to +150C Maximum power dissipation (PD), (device type 01) 200 mW 2/ Maximum power dissipation (PD), (device type 02) 500 m

10、W 2/ DC input current (any one input) 10 mA Lead temperature (soldering, 10 seconds) +265C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) . +175C 1.4 Recommended operating conditions. Supply voltage range (VDD), device type 01 . +3.0 V dc to +15.0 V dc Supply

11、voltage range (VDD), device type 02 . +3.0 V dc to +18.0 V dc Maximum low level input voltage (VIL) 1.5 V dc at VDD= 5.0 V dc Minimum high level input voltage (VIH) . 3.5 V dc at VDD= 5.0 V dc Case operating temperature range (TC) . -55C to +125C 1/ Supply voltages referenced to the VSSterminal. 2/

12、For TC= +100C to +125C, derate linearly at 12 mW/C to 200 mW. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 3 DSCC FORM 2234 APR 97 2.

13、 APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. D

14、EPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MI

15、L-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094

16、.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREM

17、ENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer

18、or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM)

19、plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML

20、 flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The t

21、erminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as spec

22、ified on figure 4. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 4 DSCC FORM 2234 APR 97 3.3 Electrical performance characteristics. U

23、nless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tes

24、ts for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). 3.5.1 Certification

25、/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3

26、.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 and QML-38535 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved s

27、ource of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivere

28、d to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime-VA shall be required in accordance with MIL-PRF-38535, appendix A. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime s agent, and the acquiring activity retain the option to review

29、the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIM

30、E COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 5 DSCC FORM 2234 APR 97 Table I. Electrical performance characteristics. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device type Group A subgroups Limits Unit Min Max High-level output voltage VOHVIN= 0.0 V or V

31、DDVDD= 5.0 V 01 1, 2, 3 4.95 V VDD= 10.0 V 1, 2, 3 9.95 VDD= 15.0 V 1, 2, 3 14.95 Low-level output voltage VOLVIN= VDDor 0.0 V VDD= 5.0 V 01 1, 2, 3 0.05 V VDD= 10.0 V 1, 2, 3 0.05 VDD= 15.0 V 1, 2, 3 0.05 Low-level input voltage VIL1/ VDD = 5.0 V VO= 4.5 V or 0.5 V 01 1, 2, 3 1.5 V VDD= 10.0 V VO=

32、9.0 V or 1.0 V 1, 2, 3 3.0 VDD= 15.0 V VO= 13.5 V or 1.5 V 1, 2, 3 4.0 High-level input voltage VIH1/ VDD= 5.0 V VO= 4.5 V or 0.5 V 01 1, 2, 3 3.5 V VDD= 10.0 V VO= 9.0 V or 1.0 V 1, 2, 3 7.0 VDD= 15.0 V VO= 13.5 V or 1.5 V 1, 2, 3 11.0 High-level output current IOHVDD= 5.0 V VO= 4.6 V 01 1, 2, 3 -0

33、.3 mA VDD= 10.0 V VO= 9.5 V 1, 2, 3 -0.65 VDD= 15.0 V VO= 13.5 V 1, 2, 3 -2.2 Low-level output current IOLVDD= 5.0 V VO= 0.4 V 01 1, 2, 3 0.3 mA VDD= 10.0 V VO= 0.5 V 1, 2, 3 0.65 VDD= 15.0 V VO= 1.5 V 1, 2, 3 2.2 Input current IINVDD= 15.0 V 01 1, 2, 3 1.0 A Input capacitance CINVIN= 0.0 V See 4.3.

34、1c 01 4 7.5 pF Quiescent supply current IDDVDD= 5.0 V 01 1, 2, 3 10.0 A VDD= 10.0 V 1, 2, 3 20.0 VDD= 15.0 V 1, 2, 3 30.0 Functional tests See 4.3.1d 01 7, 8 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICR

35、OCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 6 DSCC FORM 2234 APR 97 Table I. Electrical performance characteristics Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device type Group A subgroups Limits Unit Min M

36、ax Propagation delay time tPHL, tPLH3/ CL= 50 pF RL= 200 k tr= tf= 20 ns See figure 4 VDD= 5.0 V 01 9 350 ns VDD= 10.0 V 2/ 140 VDD= 15.0 V 2/ 110 VDD= 5.0 V 2/ 10, 11 525 ns VDD= 10.0 V 2/ 210 VDD= 15.0 V 2/ 165 Transition time tTHL, tTLH3/ CL= 50 pF RL= 200 k tr= tf= 20 ns See figure 4 VDD= 5.0 V

37、01 9 200 ns VDD= 10.0 V 2/ 100 VDD= 15.0 V 2/ 80 VDD= 5.0 V 2/ 10, 11 300 ns VDD= 10.0 V 2/ 150 VDD= 15.0 V 2/ 120 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLU

38、MBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 7 DSCC FORM 2234 APR 97 Table I. Electrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device type Group A subgroups Limits Unit Min Max High-level output voltage VOHVIN= 0.0

39、V or VDDVDD= 5.0 V 2/ 02 1, 2, 3 4.95 V VDD= 10.0 V 2/ 1, 2, 3 9.95 VDD= 15.0 V 1, 2, 3 14.95 Low-level output voltage VOLVIN= VDDor 0.0 V VDD= 5.0 V 2/ 02 1, 2, 3 0.05 V VDD= 10.0 V 2/ 1, 2, 3 0.05 VDD= 15.0 V 1, 2, 3 0.05 Low-level input voltage VIL1/ VDD= 5.0 V VO= 4.5 V or 0.5 V 02 1, 2, 3 1.5 V

40、 VDD= 10.0 V VO= 9.0 V or 1.0 V 1, 2, 3 3.0 VDD= 15.0 V VO= 13.5 V or 1.5 V 1, 2, 3 4.0 High-level input voltage VIH1/ VDD= 5.0 V VO= 4.5 V or 0.5 V 02 1, 2, 3 3.5 V VDD= 10.0 V VO= 9.0 V or 1.0 V 1, 2, 3 7.0 VDD= 15.0 V VO= 13.5 V or 1.5 V 1, 2, 3 11.0 High-level output current IOHVDD= 5.0 V VO= 4.

41、6 V 02 1, 2, 3 -0.36 mA VDD= 10.0 V VO= 9.5 V 1, 2, 3 -0.9 VDD= 15.0 V VO= 13.5 V 1, 2, 3 -2.4 Low-level output current IOLVDD= 5.0 V VO= 0.4 V 02 1, 2, 3 0.36 mA VDD= 10.0 V VO= 0.5 V 1, 2, 3 0.9 VDD= 15.0 V VO= 1.5 V 1, 2, 3 2.4 Input current IINVDD= 18.0 V 02 1, 2, 3 1.0 A Input capacitance CINVI

42、N= 0.0 V See 4.3.1c 02 4 7.5 pF Quiescent supply current IDDVDD= 5.0 V 2/ 02 1, 2, 3 7.5 A VDD= 10.0 V 2/ 1, 2, 3 15.0 VDD= 15.0 V 2/ 1, 2, 3 30.0 VDD= 20.0 V 4/ 1, 2, 3 150 Functional tests See 4.3.1c 02 7, 8 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking

43、permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 8 DSCC FORM 2234 APR 97 Table I. Electrical performance characteristics Continued. Test Symbol Test conditions -55C TC +125C unless otherwise speci

44、fied Device type Group A subgroups Limits Unit Min Max Propagation delay time tPHL, tPLH3/ CL= 50 pF RL= 200 k tr= tf= 20 ns See figure 4 VDD= 5.0 V 02 9 250 ns VDD= 10.0 V 2/ 120 VDD= 15.0 V 2/ 90 VDD= 5.0 V 2/ 10, 11 375 ns VDD= 10.0 V 2/ 180 VDD= 15.0 V 2/ 135 Transition time tTHL, tTLH3/ CL= 50

45、pF RL= 200 k tr= tf= 20 ns See figure 4 VDD= 5.0 V 02 9 200 ns VDD= 10.0 V 2/ 100 VDD= 15.0 V 2/ 80 VDD= 5.0 V 2/ 10, 11 300 ns VDD= 10.0 V 2/ 150 VDD= 15.0 V 2/ 120 1/ VIHand VILtests are not required if applied as forcing functions for the VOHand VOLtests. 2/ This test is guaranteed, if not tested

46、, to the limits specified in table. 3/ See figure 4 for switching waveforms. 4/ At -55C test is performed with VDD= 18 V. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SI

47、ZE A 77060 REVISION LEVEL F SHEET 9 DSCC FORM 2234 APR 97 Device types All Case outlines C, D Terminal number Terminal symbol 1 J 2 A 3 B 4 C 5 D 6 NC 7 VSS8 NC 9 E 10 F 11 G 12 H 13 K 14 VDDNC = No connection Terminal description Symbol Description A, B, C, D, Data inputs (one of two, 4 input OR ga

48、tes) E, F, G, H Data inputs (one of two, 4 input OR gates) J Data output (one of two, 4 input OR gates) K Data output (one of two, 4 input OR gates) FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 77060 REVISION LEVEL F SHEET 10 DSCC FORM 2234 APR 97 (One of two gates) Inputs Output A B C D J L H L H L H L H L H L H L H L H L L H H L L H H L L H H L L H H

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1