ImageVerifierCode 换一换
格式:PDF , 页数:14 ,大小:143.79KB ,
资源ID:698948      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-698948.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-87502 REV G-2013 MICROCIRCUIT DIGITAL ECL TRIPLE LINE RECEIVER MONOLITHIC SILICON.pdf)为本站会员(rimleave225)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-87502 REV G-2013 MICROCIRCUIT DIGITAL ECL TRIPLE LINE RECEIVER MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add figure 4. IIHon pages 4, 5, and 6. Change 4/ in table I. Change terminal connections. Add subgroup 8 to both final electricals and group A in Table II. Change VSPN for case outline 2 to 10H516M/B2AJC. Editorial changes throughout. Technical c

2、hanges in table I. - mlp 89-02-23 Michael A. Frye B Changes according to NOR 5962-R027-92. - tvn 91-11-16 Monica L. Poelking C Changes according to NOR 5962-R257-94. - tmh 94-08-25 Monica L. Poelking D Add package CDFP4-F16. Change document to current electronic format. Editorial changes throughout.

3、 - les 98-02-04 Raymond Monnin E Figure 4 modified to be consistent with Table I. ljs 98-08-11 Raymond Monnin F Update to current requirements. Editorial changes throughout. - gap 06-03-09 Raymond Monnin G Update drawing to current MIL-PRF-38535 requirements. -jt 13-05-22 C. SAFFLE The original firs

4、t page of this drawing has been replaced. REV SHEET REV SHEET REV STATUS REV G G G G G G G G G G G G G OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Monica L.Poelking DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING

5、THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY Raymond Monnin APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ECL, TRIPLE LINE RECEIVER, MONOLITHIC SILICON DRAWING APPROVAL DATE 87-11-10 AMSC N/A REVISION LEVEL G SIZE A CAGE CODE 67268 59

6、62-87502 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E370-13 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL G SHEET 2 DSCC FORM 2234 APR 97 1

7、. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-87502 01 E A Drawing number Dev

8、ice type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device types. The device types identify the circuit function as follows: Device type Generic number Circuit function 01 10H516 Triple line receiver 1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and

9、 as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual-in-line F GDFP2-F16 or CDFP3-F16 16 Flat package X CDFP4-F16 16 Flat package 2 CQCC1-N20 20 Square chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

10、 1.3 Absolute maximum ratings. Supply voltage range (VEE) . -8.0 V dc to 0.0 V dc Input voltage range . -5.2 V dc to 0.0 V dc Storage temperature range . -65C to +165C Lead temperature (soldering, 10 seconds) +300C Junction temperature (TJ) +165C Maximum power dissipation (PD) 178 mW Thermal resista

11、nce, junction-to-case (JC) See MIL-STD-1835 1.4 Recommended operating conditions. Supply voltage range (VEE) . -5.46 V dc minimum to -4.94 V dc maximum Supply voltage range (VCC . -0.02 V dc to 0.02 V dc or 1.98 V dc to 2.02 V dc Ambient operating temperature range (TA) . -55C to +125C Minimum high

12、level input voltage (VIH): TA= +25C -0.780 V TA= +125C -0.650 V TA= -55C . -0.840 V Maximum low level input voltage (VIL) . -1.950 V Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME

13、 COLUMBUS, OHIO 43218-3990 REVISION LEVEL G SHEET 3 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the

14、issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Sta

15、ndard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/quicksearch.dla.mil/ or from the Standardization Document Order Des

16、k, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulat

17、ions unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified M

18、anufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-385

19、35. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in acc

20、ordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in

21、accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth tables. The truth tables shall be as specified on figure 2. 3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3. 3.2.5 Test circuit and switching w

22、aveforms. Test circuit and switching waveforms shall be as specified on figure 4. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. P

23、rovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL G SHEET 4 DSCC FORM 2234 APR 97 3.4 Electrical test requirements. The electrical test requir

24、ements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be

25、 marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in complia

26、nce to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in o

27、rder to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A an

28、d the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be requir

29、ed for any change that affects this drawing. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onsho

30、re at the option of the reviewer. 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qua

31、lity conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acq

32、uiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883. (2) TA= +125C, minimum. b. Interim and final electrical test parameters shall be as specified in tabl

33、e II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME COLUMBUS

34、, OHIO 43218-3990 REVISION LEVEL G SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max Cases E, F, 2 and X Quiescent tests 1/ VIHVILHigh level output voltage VOHOutputs te

35、rminated through 100 to -2 V -0.780 -1.950 1 -1.010 -0.780 V -0.650 -1.950 2 -0.860 -0.650 -0.840 -1.950 3 -1.060 -0.840 Low level output voltage VOLVCC= 0.0 V VEE= -5.2 V 2/ -0.780 -1.950 1 -1.950 -1.580 V -0.650 -1.950 2 -1.950 -1.565 -0.840 -1.950 3 -1.950 -1.610 High level threshold output volta

36、ge VOHA-1.110 -1.480 1 -1.010 -0.780 V -0.960 -1.465 2 -0.860 -0.650 -1.160 -1.510 3 -1.060 -0.840 Low level threshold output voltage VOLA-1.110 -1.480 1 -1.950 -1.580 V -0.960 -1.465 2 -1.950 -1.565 -1.160 -1.510 3 -1.950 -1.610 Power supply drain IEEVEE= -5.46 V, VCC= 0.0 V, 1 -21 mA current 3/ VI

37、H= -0.780 V at +25C 2, 3 -23 High level input current IIH-0.650 V at +125C 1 140 A -0.840 V at -55C 2, 3 235 Input leakage current ICBOVEE= -5.46 V, 3/ VCB= -5.2 V, VCC= 0.0 V 1, 2 -1.0 A 3 -1.5 Reference bias supply VBBVEE= -5.46 V, 1 -1.37 -1.25 V voltage VCC= 0.0 V 2 -1.31 -1.15 3 -1.41 -1.27 Fun

38、ctional tests See 4.3.1c 7, 8A, 8B See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL G SHEET 6 DSCC FORM 2234

39、APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max Cases E, F and X Rapid tests 4/ VIHVILHigh level output voltage VOHOutputs terminated through 100 to -2 V -0.788 -1.950 1 -1.017 -

40、0.788 V -0.658 -1.950 2 -0.868 -0.658 -0.848 -1.950 3 -1.068 -0.848 Low level output voltage VOLVCC= 0.0 V VEE= -5.2 V 2/ -0.788 -1.950 1 -1.950 -1.582 V -0.658 -1.950 2 -1.950 -1.568 -0.848 -1.950 3 -1.950 -1.613 High level threshold output voltage VOHA-1.117 -1.482 1 -1.017 -0.788 V -0.968 -1.468

41、2 -0.868 -0.658 -1.168 -1.513 3 -1.068 -0.848 Low level threshold output voltage VOLA-1.117 -1.482 1 -1.950 -1.582 V -0.968 -1.468 2 -1.950 -1.568 -1.168 -1.513 3 -1.950 -1.613 Power supply drain current 3/ IEEVEE= -5.46 V, VCC= 0.0 V, VIH= -0.788 V at +25C 1 -20 mA 2, 3 -22 High level input current

42、 IIH-0.658 V at +125C 1 125 A -0.848 V at -55C 2, 3 220 Input leakage current ICBOVEE= -5.46 V, 3/ VCB= -5.2 V, VCC= 0.0 V 1, 2 -1.0 A 3 -1.5 Reference bias supply VBBVEE= -5.46 V, 1 -1.377 -1.257 V voltage VCC= 0.0 V 2 -1.317 -1.157 3 -1.417 -1.276 Functional tests See 4.3.1c 7, 8A, 8B See footnote

43、s at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL G SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characte

44、ristics - Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max Case 2 Rapid tests 4/ VIHVILHigh level output voltage VOHOutputs terminated through 100 to -2 V -0.793 -1.950 1 -1.022 -0.793 V -0.664 -1.950 2 -0.873 -0.664 -0.854 -1.950 3 -1.

45、073 -0.854 Low level output voltage VOLVCC= 0.0 V, VEE= -5.2 V 2/ -0.793 -1.950 1 -1.950 -1.584 V -0.664 -1.950 2 -1.950 -1.569 -0.854 -1.950 3 -1.950 -1.614 High level threshold output voltage VOHA-1.122 -1.484 1 -1.022 -0.793 V -0.973 -1.469 2 -0.873 -0.664 -1.173 -1.514 3 -1.073 -0.854 Low level

46、threshold output voltage VOLA-1.122 -1.484 1 -1.950 -1.584 V -0.973 -1.469 2 -1.950 -1.569 -1.173 -1.514 3 -1.950 -1.614 Power supply drain IEEVEE= -5.46 V, VCC= 0.0 V 1 -20 mA current 3/ VIH= -0.793 V at +25C 2, 3 -22 High level input current IIH-0.664 V at +125C 1 125 A -0.854 V at -55C 2, 3 220 I

47、nput leakage current ICBOVEE= -5.46 V, 3/ VCB= -5.2 V, VCC= 0.0 V 1, 2 -1.0 A 3 -1.5 Reference bias supply VBBVEE= -5.46 V 1 -1.381 -1.261 V voltage VCC= 0.0 V 2 -1.322 -1.162 3 -1.422 -1.281 Functional tests See 4.3.1c 7, 8A, 8B See footnotes at end of table. Provided by IHSNot for ResaleNo reprodu

48、ction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87502 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL G SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max Cases E, F, 2 and X AC tests Transition time tTLH, tT

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1