ImageVerifierCode 换一换
格式:PDF , 页数:23 ,大小:993.01KB ,
资源ID:698972      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-698972.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-87527-1987 MICROCIRCUITS MONOLITHIC N-CHANNEL SILICON GATE SERIAL COMMUNICATION CONTROLLER《系列交流控制器单块N沟道硅口微型电路》.pdf)为本站会员(tireattitude366)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-87527-1987 MICROCIRCUITS MONOLITHIC N-CHANNEL SILICON GATE SERIAL COMMUNICATION CONTROLLER《系列交流控制器单块N沟道硅口微型电路》.pdf

1、OF PAGES Defense Electronics Supply Center Dayton, Ohio Original date of drawing: 2 Apr 1 1987 AMSC NIA MILITARY DRAWING I This drawing is available for use by all Departments and Agencies of the Department of Defense TITLE: MICROCIRCUITS, MONOLITHIC BY N-CHANNEL SILICON GATE, SERIAL COMMUNICATION C

2、ONTROLLER 5962-87527 SIZE CODE IDENT. NO. DWG NO. A 14933 REV PAGE 1 OF 23 I I 5962-E284 DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited. DESC FORM 193 MAY 86 Licensed by Information Handling Services1, SCOPE 1.1 SCO e. This drawing describes device requirements for

3、class B microcircuits in accordance with 2,1 o to PCLK + -ITSIA(PC) I setup time I I setup time - I I hold time -1 I setup time - 1 I I I I INTACK to WR f 2/4/ ITsIAi (WR) I rNTACK to IR+ 2/1ThIA(WR) I INTACK to RD .L 2/4/ ITsIAi (RD) i I INTACK to RO .f 3/iThIA(RD) i hold time -1 I TRTXK to PCLK +

4、g/lThIA(PC) i hold time I I 19, 10, 11 I 19, 10, 11 7ioi io -+I- 8 180 I l 80 Max I 2000 I ns - 2/ i I 20 I ns 2/ I -1 I 20 I ns 2/ I -1 I 4000 I ns - 2/ I I ns I 19, 10, ill 9 I o I I ns I I I I I I I I I I 19, 10, ill 10 I o I IO1 I ns I I I I I I I I I I I I I ns 19, 10, 111 11 I 160 I I I I I I

5、I I I I I I I 19, 10, ill 12 I o I IO1 I ns I I I I I I I I .L i 19, 10, ill 13 I 160 I I 200 I I I I I I I I I I I I I Z/lThIA(RD) I 19, 10, 111 14 I O I IO1 I ns I I I I I I I I I I I l I I I I I I I I g/IThIA(PC) I 19, 10, 111 15 I 100 I I 100 I I ns I I I I I I I I I I I I See footnotes at end o

6、f table. I SIZE I CODE IDENT. NO. i DWG NO. I I I DESC FORM 193A FEB 86 Licensed by Information Handling ServicesLicensed by Information Handling Services, DESC-DWG-87527 57 7777775 0008623 5 -+ 7 - TABLE I. Electrical performance characteristics - Continued. I I I I I I I I Conditions IGroup A IRef

7、er-l Devi ce types I ivcc = 5.0 v-*lO% I I no. I I l I I I unless otherwise I I I Min I Max I Min I Max I I I specified I I I I I l l I I I I I I I I WRITE data to 2/1TsDW(WR) ISee figure 3, 19, 10, ill 29 I o I IO1 WR + setup time- I Iread and write, I I I I I I I linterrupt, reset, 1 I I I I WRITE

8、 data to IThDW(WR1 land cycle timings. 19, 10, 111 30 I O I IO1 I ns FTR + hold time I ICL = 50 PF *lo% I I I I I I I - I lunless otherwise 1 I I I kR + to wait 2/6/ITdWR(W) Ispecified 19, 10, 111 31 I I 200 I I 240 I ns valid delay - I I I I I I I I I 4 to wait 2/6/ITdRD(W) I 19, 10, ill 32 I I 200

9、 I I 240 I ns valid delay - I I I I I I I l I I I I I I + to wm 2/1TdWRf(REQ) I 19, 10, 111 33 I I 200 I I 240 I ns not valid delay- I I I I I I I I I I 240 I ns not valid delay- I I I I I l5TcPC I I5TcPC I ns not val id 2/ I I I I I delay -1 I I I I I I I I I RD 1. to m/m ITdRDr(REQ1 I 19, 10, 111

10、36 I I5TcPC i I5TcPC I ns not valid 2/ I I I I I It250 I del ay -1 I I I I I I I I I I I PCLK to INT 2/6/1TdPC(INT) 1 19, 10, ill 37 I I 500 I I 500 I ns valid delay - I I I I I I I I I I I I I (acknowledge)- I I I I delay I I I I I I width I I I I I I I I Test 1 Symbol I-55“C Tc +125Clsubgroupsl en

11、ce I -01 I -02 lUni t I - I I I I I I I I I 1 f I I I 250 I I I 250 I C to w/m 2/1TdRDf(REQ)I 19, 10, ill 34 I l to m, fTdWRr(REQ)i 19, 10, ill 35 I I I I I I - I I I INTACK to RD c 2/l/ITdIAi(RD) I RTJ (acknowledge) g/ITwRDA I 19, 10, 111 39 I 250 I I 285 I I I I I 19, 10, ill 38 I I I 1 ns RD + (a

12、cknowledge) ITdRDA(DR1 I 19, 10, ill 40 I I 180 I I 190 I ns - to read data I I I I I I I I z/ i val id delay I I I I I I I I I l I I IEI to + 2/1TsIEI(RDA)I 19, 10, 111 41 I 100 I I 120 I I ns (acknowledye) - I I I I I I I I I I setup time I I I I I I I I I I I I IEI to RD + Z/IThIEI(RDA)I 19, 10,

13、111 42 I O I IO1 I ns (acknowledge) - I I I I I I I I I I I hold time I I I I I I I See footnotes at end of table. SIZE CODE IDENT. NO. MILITARY DRAWING A 14933 DWG NO. 5963-87577 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO REV PAGE 7 Licensed by Information Handling ServicesTABLE 1. Electrical p

14、erformance characteristics - Continued. I I I I t I SIZE MI LlTARY DR -0; ;Unit ivcc = 5.0 V-*lO% I I I unless otherwise I I I Min I Max I Min I Max I CODE IDENT. NO. DWG NO. 14933 5962-87527 I I specified 1 I 1 I I I ! I 120 I ns LEI to IEO 2/lfdIEI(IEO) ISee figure 3, 19, 10, ill 43 I delay time -

15、 I Iread and write, I I I I rinterrupt, reset, 1 I I I PCLK 4 to IEO ITdPC(IE0) land cycle timings. 19, 10, 111 44 I I 250 I i 250 I ns 2/ I ICL = 50 pF *lo% I I I I I lunless otherwise I I I I I delay I I -spec! fied I 500 I ns I RD J. to INT 2/6/iTdRA(INT) I 19, 10, 111 45 1 i 500 I inactive dela-

16、 I I I I I I I I I I I RD 4 to J. L/iTdRD(WRQ) i 19, 10, 1.11 46 I 15 I I 30 I I ns delay for no I I I I I I I I I reset I f I I I I I delay for no - I I I I I I I I reset I I I I I I I R and Rb I TwRES I 19, 10, 111 48 I 250 I 1 250 I I ns I I I I I I I coincident low I I I I I I For reset I I l I

17、I I I I I I recovery time - I I I I I I I I I I I I I I I I I I loo I I I I I -1 I -+-+ I I - I I I I l I i+130 I I I l I I Ispecified I I I I I I I I ns 4 to J. 2/lTdWRQ(RD) I 19, 10, ill 47 I 30 I I 30 I Val id access 2/8/ ITrC I 19, 10, 111 49 I6TcPC I I6TcPC I I ns PCLK !to g/m2J/TdPC(REQ) !See

18、figure 3, 19, 10, 111 1 I I 250 1 l 250 I ns -unless otherwise I PCLK +to wait g/ITdPC(W) RxC 4 to PCLK 4 ITsRXCPC) I 19, 10, 111 3 1 70 ITwPC1 1 80 ITwPC1 1 ns I I lyeneral timing. I I I I I IC, = 50 pF *lo% I I I I valid delay 19, 10, ill 2 I I 350 I I 350 I ns inqctive delay I I setup time 9/10/1

19、 I I I I I g/ I I 2/ I I -1 I I (PCLK+ 4 case I I I I I I only 1 I i I l l I I I I I IxD to 4 2/9/iTsRXD(RXCr) i 19, 10, ill 4 I o I Io1 I ns setup time - I I I I I I I I I (Xi mode) I I I I I I I I I I RxD to RxC 4 9/iThRXD(RXCr)i 19, 10, 111 5 i 150 1 1 150 I I ns I I hold time (Xi mode) I I I I I

20、 I RxD to J. 2/9/1TsRXR(RXCf) I 19, 10, ill 6 I O I IO1 setup time -g/l I I I I I I (Xi mode) I I I I I I I I I “I I I I I I I g I i I I I I I I ns I I See footnotes at end of table. DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO REV PAGE 8 Licensed by Information Handling ServicesTest SIZE CODE IDE

21、NT. NO. A 14933 MILITARY DRAW1 NG RxD to RxiT + hold time 9/11/ (Xi mode) - DWG NO. 5967-87577 - SYNC to 1. setup time SYNC to RxC 1. 2/91 hold time - DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO - TxC G to PCLK 1. REV PAGE g setup 10/12/ ti me _. TxC C to TxD delay (Xi mode) E/ - TxC 4 to TxD del

22、ay (Xi mode) 11/12/ - TxD to TRxC 21 delay (send - clock echo) RTX high width - 2/13/ - RTxC low width - U131 - RTxC cycle time - U131 Crystal 2/14/ oscillator - - period mC high width - U131 EC low width - 2/13/ TABLE I. Electrical performance characteristics - Continued. I I I I I I Unit I I I i C

23、onditions Group A Refer- Devi ce types IVIT = 5.0 W10% I I no. I Symbol I-55C TC +125“Clsubgroupsl ence I -01 -02 I unless otherwise I I I Min I Max I Min I Max I I I I I I I specified I I I l I I ThRXDRXCf 1 iSee figure 3, laeneral timina. CL = 50 pF *li)% Tunless otherwise TsSY (RXC 1 Ispeci fied

24、I I ThSYRXC) I I 1 TsTXC(PC) I I I I TdTXCf (TXD) I I I 7 TdTXCdTXD) I I I 1 TdTXD(TRX1 I I TwRTXh i I I 1 TwRTX1 I I I TcRTX I I I 1 I I I TwTRXh I I I I TwTRXl I I TcRTXX I 19, 10, ill 7 I 150 I I 150 I I ns I I I I I I I I I I I I I I 21 I I I ns 9, 10, 111 9 I3TcPC I I3TcPC I I ns I I I I I I 19

25、, 10, 111 8 1-200 I I 1+200 I 1+200 I I 9, 10, 111 10 I 9, 10, 111 11 I I 230 I I 300 I ns 0 I I 0 I I ns 1 I I I I l I I ns I I I I i i i I I 300 I ns 9, 10, ill 12 I I 230 I See footnotes at end of table. Licensed by Information Handling Services _ - DESC-DWG-87527 57 - 7777775 0008632 5 SIZE CODE

26、 IDENT. NO. MILITARY DRAWING A 14933 TABLE I, Electrical performance characteristics - Continued. I I I I I I I I Conditions IGroup A IRefer-l Device types I I I unless otherwise I I I Min I Max I Min I Max I I I specified I I I I I I I I I I I I I I I ICL = 50 PF *lo% I I I I I I I Test I Symbol I-

27、55C TC +125Clsubgroupsl ence I nit IVcc = 5.0 V-*lO% I i no. I ns 19, 10, 111 20 I 400 I I 400 I mcycle time ITcTRX ISee figure 3, EF or TS pulse hEXT width 2/ I YNC pulse width ITwSY I 19, 10, 111 22 I 200 I I 200 I I ns x: .E to w/m ITdRXC(REQ1 /See figure 3, 19, 10, ill 1 I 8 I 12 I 8 I 12 I ns 4

28、 to wait ITdRXC(W1 Ispecified 19, 10, 111 2 I 8 I 12 1 8 ! 12 I ns inactive Z/s!g! I I I I I I I I delay I I I I I I I I iiF 4 to SPNI: 2/9/1TdRXC(SY) I 19, 10, 111 3 I 4 I 7 I 4 I 7 I ns valid delay - I I I I I I I I I 4 tom ITdRXC1INT) I 19, 10, 111 4 I 10 I 16 I 10 I 16 I ns val id g/pJ I I I I I

29、 I I I I del 9y I I I I I 1 I I I ir + towm ITaTXC(REQ) I 19, 10, 111 5 I 5 I 8 I 5 I 8 I ns valid 2/12/ I I I I I I I I I delay - I I I I I I I x+ to wait 2/1TdTXC(W) I 19, 10, ill 6 I 5 I 8 I 5 I 8 I ns inactive g/i I I I I I I I I delay I I I I I I I I ?c tormT/REn ITdTXC(DRQ) I 19, 10, ill 7 I 4

30、 I 7 I 4 I 7 I ns val id 2/12/ I I I I I I I I I delay - - I I I I I I I I I E+ttoINT ITaTXC(INT1 I 19, 10, ill 8 I 6 I 10 I 6 I 10 I ns val i d g/g/i2J 1 I I I I I I I I delay I I I I I I I I I 2/13/ I Igeneral timing. I I I I I I lunless otherwise I I I 19, 10, ill 21 I 200 I I 200 I I I I I I I I

31、 I I - Ispeci fied I I I I I I I I y I I I I I I I I I I I I I I I I I I I I I I I I I Isystem timing. I I I I I I I ICL = 50 PF *lo% I I I I I l I unless otherwise 1 I I val id delay 2/91 I I I I I I I I DWG NO. 5962-87527 iee footnotes at end of table. I RE“ I PAGE 10 I DAYTON, OHIO I l I )ESC FOR

32、M 193A FE6 86 Licensed by Information Handling ServicesDESC-DWG-7527 57 7779775 000b33 7 SIZE CODE IDENT. NO. MI LITARY D RAW1 N G A 14933 TABLE I. Electrical performance characteristics - Continued. DWG NO. 5962-87527 I I DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO Test REV PAGE 11 i I Condition

33、s I Symbol I I unless otherwise I-55C TC +125( IVcc = 5.0 V-*lO% I l specified I YFX transition ITdSY(INT1 ISee figure 3, to INT 2/6/ I I system ti mi ng. ICL = 50 PF *lo% valid delay - I I lunless otherwise or 2/6/1TdEXT(INT) Ispecified transition - I I to TlI? valid I I delay I I I I I Group A IRe

34、fer- I subgroups! ence 1-0 I no. I- I I v 9, 10, ill 9 I 2 I I I Min I I I I I I 9, 10, ill 10 I 2 i i levice types I Unit _t_7_: _t_r_f_ Max I Min I Max I I I I I I 6 I 2 I 6 Ins I I I 6 I 2 I 6 Ins I I I I I l - 1/ Guaranteed by characterization/design if not tested. 2/ Guaranteed if not tested. ?

35、/ Tested in interrupt acknowledge cycle only. 4/ Parameter does not apply to interrupt acknowledge transactions. ?/ Float delay is defined as the time required for a I0.5 Y change in the output with a maximum dc load and minimum ac load. - 61 Open-drain output, measured with open-drain test load. 71

36、 Parameter is system dependent. - sum of TdPC(IE0) for the highest priority device in the daisy chain, TsIEI(RDA1 for the SCC, and TdIEIf(IE0) for each device separating them in the daisy chain. - 81 Eametsppl iznly between transactions involving the SCC. 91 RxC is RTxC or TRxC, whichever is supplyi

37、ng the receive clock. o/ Parameter applies only if the data rate is one-fourth the PCLK rate. relationship between and PCLK or yx: and PCLK is required. - i/ Parameter appl i es only to FI4 encodi ng/decodi ng . 21 TxC is TKxC or m, whichever is supplying the transmit clock. ?/ Parameter applies onl

38、y for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to chip PCLK requirements. - 4/ Both RTXC and SVIJIT have 30 pF capacitors to ground connected to them. For any SCC in the daisy chain, TdIAi(RD) must be greater than the In all other cases, no phase 3.6 C

39、ertificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 erein) shall be provided with each lot of microcircuits delivered to this drawing. 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with IL-STD-883 (see 3.1 herei

40、n). 3.8 Verification and review. DESC, DESCs agent, and the acquiring activity retain the option to eview the manufacturers facility and applicable required documentation. e made available onshore at the option of the reviewer. Offshore documentation shall I I I DESC FORM 193A FEB 86 e- /, Licensed

41、by Information Handling Services - - _ DESC-DWG-87527 57 W 7777975 0008634 7 W SIZE CODE IDENT. NO. MILITARY DRAWING A 14933 Device types O1 and 02 DWG NO. 5962-87527 D3 r-42 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO INTACK 48 . REV PAGE 12 W/REQA IO SY NCA II RTx CA 12 R x DA I3 TRxCA dl4 D TR

42、/ TxDA R EQA 4: - RTSA 417 37 32 30 WIREQB SYNCB 28 RT xCB 26 BTR x CB 24 DTRIREQB 23gg 22 Licensed by Information Handling ServicesDESC-DWG-87527 57 = 7777775 0008635 O a MILITARY DRAW1 NG DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO I EO I Eel INTACK t5 v W/ REQ A S Y NCA RTx CA R x DA TR x CA T

43、x DA NC - SIZE CODE IDENT. NO. DWG NO. 5962-87527 REV PAGE 13 A 14933 6 7 8 9 IO II 12 13 14. 15 16 17 5 4 3 2 I 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 18 19 20 21 22 23 24 25 26 27 28 FIGURE 1. Terminal connections - Continued. - A/B CE D/C NC GND W/REQB - SY NCB RTx CB RxDB TR x CB TxDB L

44、icensed by Information Handling Services4 5 a 8 CI IY J SIZE CODE IDENT. NO. MILITARY DRAWING A 14933 4 !i P o DWG ho. 5962-87527 I DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 4 REV PAGE l4 vfi m A N dg 5E z O o Licensed by Information Handling ServicesDevice types O1 and 02 READ AND WRITE TIMING

45、 c DESC-DWG-87527 57 m 7777775 0008637 Y m /y - -. SIZE CODE IDENT. NO. MILITARY DRAWING A 14933 DWG NO. 5962-87527 DEFENSEELECTRONICSSUPPLYCENTER DAYTON, OHIO REV PAGE 15 Licensed by Information Handling ServicesDevice types O1 and 02 IN TER RU P T ACK NO W LE DGE TIM IN G RESET TIMING CYCLE TIMING

46、 FIGURE 3. Timing diagram - Continued. SIZE CODE IDENT. NO. DWG NO. MILITARY DRAWING A 14933 5962-87527 DEFENSE ELECTRONICS SUPPLY CENTER I DAYTON, OHIO REV PAGE 16 DESC FORM 193A FEB 86 Licensed by Information Handling ServicesDESC-DWG-87527 57 9999775 0008b37 15 Device types O1 and O2 GENERAL TIMI

47、NG PCLK W/REQ REQUEST WIREG WAIT RT xC,TRxC - p- wJb 4iw RECEIVE Rx D 14k i SYNC EXTERNAL TR x C,RT x C TRANMIT - - k 4 8 kJ TxD .-x-y 1 - TR XC OUTPUT - l-l”1 *%=pecifications do not exist and qualified military devices that will perform the required function are lot available for OEM application.

48、When a military specification exists and the product covered by ;his drawing has been qualified for listing on QPL-38510, the device specified herein will be nactivated and will not be used for new design, The QPL-38510 product shall be the preferred item for ill applications. :overed by a contracto

49、r-prepared specification or drawing. 6.2 Replaceability. Microcircuits covered by this drawing will replace he same generic device 6.3 Comnents. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or :el ephoTlZ296-5375. 6.4 Terms and definitions, The abbreviations, terms, symbols, and definitions used herein including terms and symbols for device terminals) are defined in MIL-M-38510, MIL-STD-1331, and as 01lows: AB CF Channel Ahhanne1 B select (input). This signal selects

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1