ImageVerifierCode 换一换
格式:PDF , 页数:12 ,大小:309.04KB ,
资源ID:698991      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-698991.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-87547 REV D-2011 MICROCIRCUIT LINEAR DUAL LINE DRIVER MONOLITHIC SILICON.pdf)为本站会员(figureissue185)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-87547 REV D-2011 MICROCIRCUIT LINEAR DUAL LINE DRIVER MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add one vendor, CAGE 01295. Add packages C-2 and F-2. Change CAGE 07263 to 27014. Make changes to 1.2.2, 1.3, figure 2, and figure 3. Make changes to table I and table II. 88-12-07 M. A. FRYE B Add device type 02. Change table I. Editorial change

2、s throughout. 92-11-30 M. A. FRYE C Drawing updated to reflect current requirements. - ro 02-07-12 R. MONNIN D Update drawing as part of 5 year review. - jt 11-08-10 C. SAFFLE THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. REV SHEET REV SHEET REV STATUS REV D D D D D D D D D D D OF SHEE

3、TS SHEET 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY RICK OFFICER DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY WILLIAM J. JOHN

4、SON APPROVED BY MICHAEL A. FRYE MICROCIRCUIT, LINEAR, DUAL LINE DRIVER, MONOLITHIC SILICON DRAWING APPROVAL DATE 87-09-09 AMSC N/A REVISION LEVEL D SIZE A CAGE CODE 67268 5962-87547 SHEET 1 OF 11 DSCC FORM 2233 APR 97 5962-E234-11 Provided by IHSNot for ResaleNo reproduction or networking permitted

5、without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in

6、 accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-87547 01 C X Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device types. The device types identify the circuit

7、 function as follows: Device type Generic number Circuit function 01 55110A Dual line driver, 12 mA 02 55109A Dual line driver, 6 mA 1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style C GDIP1-T14 or C

8、DIP2-T14 14 Dual-in-line D GDFP1-F14 or CDFP2-F14 14 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage to ground (VCC) 7.0 V dc Input voltage to ground (VI) . 5.5 V dc Ou

9、tput voltage (VO) -5.0 V dc to +12 V dc Internal power dissipation (PD) . 400 mW 1/ Storage temperature range -65C to +150C Lead temperature (soldering, 60 seconds): Cases C and D +300C Case 2 . +260C Junction temperature (TJ) +150C Thermal resistance, junction-to-case (JC): Cases C, D, and 2 . See

10、MIL-STD-1835 _ 1/ Above TA= 25C, cases 2 and C derate at 11.0 mW/C and case D derate at 8.0 mW/C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION

11、 LEVEL D SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions. 2/ Supply voltage (VCC): For group A, subgroups 1 and 2 . 4.5 V dc to 5.5 V dc For group A, subgroup 3 . 4.75 V dc to 5.5 V dc Positive common mode voltage (+VCM) 0 V dc to 10 V dc Negative common mode voltage (-VCM) -3.0 V

12、 dc to 0 V dc Ambient operating temperature range (TA) -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issue

13、s of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard

14、 Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document O

15、rder Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and

16、 regulations unless a specific exemption has been obtained. _ 2/ When using only one channel, the other channel should be inhibited and/or have its outputs grounded Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A

17、5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product b

18、uilt to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and quali

19、fying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as desc

20、ribed herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herei

21、n. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.3 Electrical performance characteristics. Unless otherwi

22、se specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for eac

23、h subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible

24、due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced

25、with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein

26、). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of confo

27、rmance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Lan

28、d and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or

29、 networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TA +125C unless otherwise spe

30、cified Group A subgroups Device type Limits Unit Min Max Input voltage high VIH4.5 V VCC 5.5 V 1,2 All 2.0 V 4.75 V VCC 5.5 V 3 2.0 Input voltage low VIL4.5 V VCC 5.5 V 1,2 All 0.8 V 4.75 V VCC 5.5 V 3 0.8 Input clamp voltage 1/ VICVCC= 4.5 V, II= -12 mA, TA= +25C 1 All -1.5 V On-state output curren

31、t IO(ON)VCC= 5.5 V, VO= 10 V 1,2,3 01 15 mA 02 7 VCC= 4.5 V, VO= -3.0 V 1,2 01 6.5 02 3.5 VCC= 4.75 V, 3 01 6.5 VO= -3.0 V 02 3.5 Off-state output current IO(OFF)VCC= 4.5 V, VO= 10 V 1,2 All 100 A VCC= 4.75 V, VO= 10 V 3 100 Input current at maximum input voltage IIVCC= 5.5 V, VI= 5.5 V, A, B, or C

32、inputs 1,2,3 All 1.0 mA VCC= 5.5 V, VI= 5.5 V, D input 2.0 Input current high IIHVCC= 5.5 V, VI= 2.4 V, A, B, or C inputs 1,2,3 All 40 A VCC= 5.5 V, VI= 2.4 V, D input 80 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

33、STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Device type Limi

34、ts Unit Min Max Input current low IILVCC= 5.5 V, VI= 0.4 V, A, B, or C inputs 1,2,3 All -3.0 mA VCC= 5.5 V, VI= 0.4 V, D input -6.0 Positive supply current from +V with driver +I(ON)VCC= 5.5 V, A and B inputs at 0.4 V, 1,2,3 01 35 mA enabled C and D inputs at 2.0 V 02 30 Negative supply current from

35、 -V with driver -I(ON)VCC= 5.5 V, A and B inputs at 0.4 V, 1,2,3 01 -50 mA enabled C and D inputs at 2.0 V 02 -30 Propagation delay time, A or B to Y or Z tPLH1VCC= 5.0 V, RL= 50 , CL= 40 pF, TA= +25C, 9 All 15 ns see figure 3 10,11 20 tPHL19 15 10,11 20 Propagation delay time, C or D to Y or Z tPLH

36、2VCC= 5.0 V, RL= 50 , CL= 40 pF, TA= +25C, 9 All 25 ns see figure 3 10,11 30 tPHL29 25 10,11 30 1/ If not tested, shall be guaranteed to the limits specified in table I herein. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRA

37、WING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 7 DSCC FORM 2234 APR 97 Device types 01 and 02 Case outlines C and D 2 Terminal number Terminal symbol 1 IN A1 NC 2 IN B1 IN A1 3 INH C1 IN B1 4 INH C2 INH C1 5 IN A2 NC 6 IN B2 INH C2 7 GND NC 8 OUT Y2 IN

38、A2 9 OUT Z2 IN B2 10 INH D GND 11 -VCCNC 12 OUT Z1 OUT Y2 13 OUT Y1 OUT Z2 14 +VCCINH D 15 - NC 16 - -VCC17 - NC 18 - OUT Z1 19 - OUT Y1 20 - +VCCNC = No connection FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STAND

39、ARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 8 DSCC FORM 2234 APR 97 INPUTS OUTPUTS LOGIC INHIBITOR IN A IN B INH C INH D OUT Y OUT Z X X L X Off Off X X X L Off Off L X H H On Off X L H H On Off H H H H Off On H = High L = Low X =

40、 Dont care FIGURE 2. Truth table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 9 DSCC FORM 2234 APR 97 NOTES: 1. The pulse gener

41、ators have the following characteristics: tr= tf= 10 5.0 ns, tw1= 500 ns, PRR 1.0 MHz, tw2= 1.0 s, PRR 500 kHz, ZO= 50 . 2. CLincludes probe and jig capacitance. 3. For simplicity, only one channel and the inhibitor connections are shown. FIGURE 3. Switching times test and waveforms. Provided by IHS

42、Not for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87547 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 10 DSCC FORM 2234 APR 97 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection proc

43、edures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of

44、 MIL-STD-883. (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissip

45、ation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883. (2) TA= +125C, minimum. b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of

46、the manufacturer. TABLE II. Electrical test requirements. MIL-STD-883 test requirements Subgroups (in accordance with MIL-STD-883, method 5005, table I) Interim electrical parameters (method 5004) 1 Final electrical test parameters (method 5004) 1*, 2, 3, 7, 8, 9 Group A test requirements (method 50

47、05) 1, 2, 3, 7, 8, 9, 10*, 11* Groups C and D end-point electrical parameters (method 5005) 1 * PDA applies to subgroup 1. * Subgroups 10 and 11 are guaranteed, if not tested, to the limits specified in table I herein. 4.3 Quality conformance inspection. Quality conformance inspection shall be in ac

48、cordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply. 4.3.1 Group A inspection. a. Tests shall be as specified in table II herein. b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted. c. Subgroups 7 and 8 shall include verification of the truth table. Provided by IHSNot for ResaleNo reproduction or networkin

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1