ImageVerifierCode 换一换
格式:PDF , 页数:15 ,大小:133.53KB ,
资源ID:699187      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-699187.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-87806 REV D-2011 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT UNIVERSAL SHIFT REGISTER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf)为本站会员(twoload295)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-87806 REV D-2011 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT UNIVERSAL SHIFT REGISTER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add vendor CAGE number 04713 and 27014 to drawing. Add case outline 2. Changes to truth table. Editorial changes throughout. 88-01-27 M. A. Frye B Delete vendor CAGE 04713, case outlines R and 2. Editorial changes throughout. 90-11-26 M. A. Frye

2、C Add test circuit, notes, and more waveforms to figure 4, switching waveforms and test circuit. Update boilerplate to MIL-PRF-38535 requirements. Editorial changes throughout. - LTG 05-12-16 Thomas M. Hess D Update test condition of IOHand IOLvalue for High and Low output voltage to table I. Update

3、 boilerplate paragraphs to MIL-PRF-38535 requirements. - MAA 11-07-26 Thomas M. Hess CURRENT CAGE CODE 67268 THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED REV SHET REV SHET REV STATUS REV D D D D D D D D D D D D D D OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY M

4、arcia B. Kelleher DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING CHECKED BY Thomas J. Ricciuti THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Michael. A. Frye MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, 8-BIT UNIVERSAL SH

5、IFT REGISTER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 87-05-07 AMSC N/A REVISION LEVEL D SIZE A CAGE CODE 14933 5962-87806 SHEET 1 OF 14 DSCC FORM 2233 APR 97 5962-E435-11 Provided by IHSNot for ResaleNo reproduction or networking p

6、ermitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microci

7、rcuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-87806 01 R A Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device type(s). The device type(s) identify t

8、he circuit function as follows: Device type Generic number Circuit function 01 54HC299 8-bit universal shift register with three-state outputs 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style R

9、GDIP1-T20 or CDIP2-T20 20 Dual-in-line 2 CQCC1-N20 20 Square chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. 1/ Supply voltage range (VCC) -0.5 V dc to +7.0 V dc DC input voltage range (VIN) -0.5 V dc to VCC+ 0.5 V dc DC out

10、put voltage range (VOUT) . -0.5 V dc to VCC+ 0.5 V dc Clamp diode current 20 mA DC output current (per pin): QA, QH. 25 mA Others 35 mA DC VCCor GND current (per pin) . 70 mA Storage temperature range (TSTG) . -65C to +150C Maximum power dissipation (PD) 2/ . 500 mW Lead temperature (soldering, 10 s

11、econds) 260C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) 175C 1.4 Recommended operating conditions. Supply voltage range (VCC) +2.0 V dc to +6.0 V dc Input voltage range (VIN) 0.0 V dc to VCCOutput voltage range (VOUT) 0.0 V dc to VCCCase operating temperat

12、ure range (TC) . -55C to +125C Input rise or fall time (tr, tf): VCC= 2.0 V . 0 to 1000 ns VCC= 4.5 V . 0 to 500 ns VCC= 6.0 V . 0 to 400 ns 1/ Unless otherwise specified, all voltages are referenced to ground. 2/ For TC= +100C to +125C, derate linearly at 12 mW/C. Provided by IHSNot for ResaleNo re

13、production or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions Continued. Minimum setup time, data SL, SR, A/QA-H/QHto

14、clock (ts1): TC= +25C: VCC= 2.0 V . 100 ns VCC= 4.5 V . 20 ns VCC= 6.0 V . 17 ns TC= -55C to +125C: VCC= 2.0 V . 150 ns VCC= 4.5 V . 36 ns VCC= 6.0 V . 26 ns Minimum setup time, select S1, S0 to clock (ts2): TC= +25C: VCC= 2.0 V . 150 ns VCC= 4.5 V . 36 ns VCC= 6.0 V . 26 ns TC= -55C to +125C: VCC=

15、2.0 V . 225 ns VCC= 4.5 V . 45 ns VCC= 6.0 V . 38 ns Minimum clock pulse width (tw1): TC= +25C: VCC= 2.0 V . 125 ns VCC= 4.5 V . 25 ns VCC= 6.0 V . 21 ns TC= -55C to +125C: VCC= 2.0 V . 190 ns VCC= 4.5 V . 38 ns VCC= 6.0 V . 32 ns Minimum clear pulse width (tw2): TC= +25C: VCC= 2.0 V . 100 ns VCC= 4

16、.5 V . 20 ns VCC= 6.0 V . 17 ns TC= -55C to +125C: VCC= 2.0 V . 150 ns VCC= 4.5 V . 30 ns VCC= 6.0 V . 26 ns Minimum hold time, clock to data or select (th): TC= +25C: VCC= 2.0 V . 0 ns VCC= 4.5 V . 0 ns VCC= 6.0 V . 0 ns TC= -55C to +125C: VCC= 2.0 V . 0 ns VCC= 4.5 V . 0 ns VCC= 6.0 V . 0 ns Provi

17、ded by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions Continued. Maximum frequenc

18、y (fMAX): TC= +25C: VCC= 2.0 V . 5.0 MHz VCC= 4.5 V . 25 MHz VCC= 6.0 V . 29 MHz TC= -55C to +125C: VCC= 2.0 V . 3.0 MHz VCC= 4.5 V . 16 MHz VCC= 6.0 V . 19 MHz Minimum recovery time, clear to clock (trec): TC= +25C: VCC= 2.0 V . 50 ns VCC= 4.5 V . 10 ns VCC= 6.0 V . 9 ns TC= -55C to +125C: VCC= 2.0

19、 V . 75 ns VCC= 4.5 V . 15 ns VCC= 6.0 V . 13 ns 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents

20、 are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Componen

21、t Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbi

22、ns Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless

23、a specific exemption has been obtained. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 5 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1

24、 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a man

25、ufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may

26、 make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow op

27、tion is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The termi

28、nal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specifie

29、d on figure 4. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shal

30、l be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. Fo

31、r packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-

32、PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be

33、listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requir

34、ements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime-VA shall be required for any ch

35、ange that affects this drawing. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the opt

36、ion of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance charac

37、teristics. Test Symbol Conditions 1/ -55C TC+125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max High level output voltage, A/QAthrough H/QHoutputs VOH1VIN= VIHminimum or VILmaximum IOH= -20 A VCC= 2.0 V 1, 2, 3 All 1.9 V VCC= 4.5 V 4.4 VCC= 6.0 V 5.9 VIN= VIHminimum or

38、 VILmaximum IOH= -6.0 mA VCC= 4.5 V 3.7 VIN= VIHminimum or VILmaximum IOH= -7.8 mA VCC= 6.0 V 5.2 High level output voltage, QAand QHoutputs VOH2VIN= VIHminimum or VILmaximum IOH= -20 A VCC= 2.0 V 1, 2, 3 All 1.9 V VCC= 4.5 V 4.4 VCC= 6.0 V 5.9 VIN= VIHminimum or VILmaximum IOH= -4.0 mA VCC= 4.5 V 3

39、.7 VIN= VIHminimum or VILmaximum IOH= -5.2 mA VCC= 6.0 V 5.2 Low level output voltage, A/QAthrough H/QHoutputs VOL1VIN= VIHminimum or VILmaximum IOL= +20 A VCC= 2.0 V 1, 2, 3 All 0.1 V VCC= 4.5 V 0.1 VCC= 6.0 V 0.1 VIN= VIHminimum or VILmaximum IOL= +6.0 mA VCC= 4.5 V 0.4 VIN= VIHminimum or VILmaxim

40、um IOL= +7.8 mA VCC= 6.0 V 0.4 Low level output voltage, QAand QHoutputs VOL2VIN= VIHminimum or VILmaximum IOL= +20 A VCC= 2.0 V 1, 2, 3 All 0.1 V VCC= 4.5 V 0.1 VCC= 6.0 V 0.1 VIN= VIHminimum or VILmaximum IOL= +4.0 mA VCC= 4.5 V 0.4 VIN= VIHminimum or VILmaximum IOL= +6.0 mA VCC= 6.0 V 0.4 High le

41、vel input voltage 2/ VIHVCC= 2.0 V 1, 2, 3 All 1.5 V VCC= 4.5 V 3.15 VCC= 6.0 V 4.2 Low level input voltage 2/ VILVCC= 2.0 V 1, 2, 3 All 0.3 V VCC= 4.5 V 0.9 VCC= 6.0 V 1.2 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-

42、,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TC+125C unless otherwise specified Group A subgroups Device type

43、Limits Unit Min Max Quiescent supply current ICCVCC= 6.0 V, VIN= VCCor GND 1, 2, 3 All 160 A Input leakage current IINVCC= 6.0 V, VIN= VCCor GND 1, 2, 3 All 1.0 A Three-state output current IOZVCC= 6.0 V, VIN= VIHor VILVOUT= VCCor GND 1, 2, 3 All 10 A Input capacitance CINVCC= GND, TC= 25C See 4.3.1

44、c 4 All 10.0 pF Output capacitance 3/ COUTVCC= 6.0 V, TC= 25C See 4.3.1c 4 All 20.0 pF Functional tests See 4.3.1d 7, 8 All Propagation delay time, clock to outputs 4/ 5/ tPHL1, tPLH1CL= 50 pF See figure 4 VCC= 2.0 V 9 All 200 ns 10, 11 300 VCC= 4.5 V 9 4010, 11 60 VCC= 6.0 V 9 3510, 11 51 Propagati

45、on delay time, clear to outputs 4/ 5/ tPHL2CL= 50 pF See figure 4 VCC= 2.0 V 9 All 210 ns 10, 11 315 VCC= 4.5 V 9 4410, 11 63 VCC= 6.0 V 9 3810, 11 54 Propagation delay time, output enable, G1nullnullnullnullor G2nullnullnullnullto outputs 4/ tPZH, tPZLCL= 50 pF See figure 4 VCC= 2.0 V 9 All 185 ns

46、10, 11 280 VCC= 4.5 V 9 3710, 11 56 VCC= 6.0 V 9 3110, 11 48 Propagation delay time, output disable, G1nullnullnullnullor G2nullnullnullnullto outputs 4/ tPHZ, tPLZCL= 50 pF See figure 4 VCC= 2.0 V 9 All 185 ns 10, 11 280 VCC= 4.5 V 9 3710, 11 56 VCC= 6.0 V 9 3110, 11 48 See footnotes at end of tabl

47、e. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87806 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continue

48、d. Test Symbol Conditions 1/ -55C TC+125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max Transition time 6/ tTLH, tTHLCL= 50 pF See figure 4 VCC= 2.0 V 9 All 75 ns 10, 11 110 VCC= 4.5 V 9 1510, 11 22 VCC= 6.0 V 9 1310, 11 19 1/ For a power supply of 5.0 V 10%, the worst case output voltages (VOHand VOL) occur for HC at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1