ImageVerifierCode 换一换
格式:PDF , 页数:12 ,大小:114.79KB ,
资源ID:699334      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-699334.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-88697 REV F-2012 MICROCIRCUIT LINEAR QUAD SUPPLY AND LINE MONITOR MONOLITHIC SILICON.pdf)为本站会员(amazingpat195)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-88697 REV F-2012 MICROCIRCUIT LINEAR QUAD SUPPLY AND LINE MONITOR MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Table I, correct symbols for supply under-voltage threshold and minimum supply to enable power OK output. Change maximum test limit to minimum for IIOand correct test condition for CMRR. Update format. 89-10-31 M. A.FRYE B Add case outline 2. Edi

2、torial changes throughout. 90-07-23 M. A. FRYE C Changes in accordance with N.O.R 5962-R265-94. 94-08-31 M. A. FRYE D Drawing updated to reflect current requirements. -ro 01-05-22 R. MONNIN E Update drawing as part of 5 year review. -rrp 07-07-31 ROBERT M. HEBER F Update drawing to reflect latest ch

3、anges in format and requirements. -rrp 12-12-18 C. SAFFLE THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. REV SHEET REV SHEET REV STATUS REV F F F F F F F F F F F OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY JOSEPH A. KERBY DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

4、http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY D. R. COOL APPROVED BY MICHAEL A. FRYE MICROCIRCUIT, LINEAR, QUAD SUPPLY AND LINE MONITOR, MONOLITHIC SILICON DRAWING APPROVAL DAT

5、E 88-10-20 AMSC N/A REVISION LEVEL F SIZE A CAGE CODE 67268 5962-88697 SHEET 1 OF 11 DSCC FORM 2233 APR 97 5962-E132-13 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND MARITIME COLUMBUS, OH

6、IO 43218-3990 REVISION LEVEL F SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown

7、in the following example: 5962-88697 01 V A Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 UC1903 Quad supply and line monitor 1.

8、2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style V GDIP1-T18 or CDIP2-T18 18 Dual-in-line 2 CQCC1-N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-

9、38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage (+VIN) +40 V dc Open-collector output voltage . +40 V dc Open-collector output current +50 mA SENSE 1- 4 input voltage . -0.3 V dc to +20 V dc LINE / SWITCHER SENSE input voltage -0.3 V dc to +40 V dc Op-amp and inverter input voltages

10、-0.3 V dc to +40 V dc Op-amp and inverter output currents -40 mA WINDOW ADJUST voltage . 0.0 V dc to +10 V dc Delay pin voltages . 0.0 V dc to +5.0 V dc Reference output current -40 mA Power dissipation (PD) : At TA= +25C 1.0 W 2/ At TC= +25C . 3.0 W 3/ Storage temperature range . -65C to +150C Lead

11、 temperature (soldering, 10 seconds) +300C Junction temperature (TJ) . +150C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 1/ All voltages referenced to ground. Currents are positive into, and negative out of the specified terminals. 2/ For case V, derate at +10 mW/C above TA= +25C. F

12、or case 2, derate at 9 mW/C above TA= +40C. 3/ For case V, derate at +36 mW/C above TC= +25C. For case 2, derate at 50 mW/C above TC= +90C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND M

13、ARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions. Ambient operating temperature range (TA) . -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and

14、handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTME

15、NT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these docum

16、ents are available online at https:/assist.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the te

17、xt of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN

18、class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordanc

19、e with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the devi

20、ce. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shal

21、l be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outline. The case outline shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.

22、3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the sub

23、groups specified in table II. The electrical tests for each subgroup are described in table I. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LE

24、VEL F SHEET 4 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max SUPPLY section Input supply current +IIN1No faults 1,2,3 01 9.0 mA +IIN2Under-voltage, over-voltag

25、e and line faults 15 Supply under-voltage threshold VSUVFault outputs enabled 1,2,3 01 6.0 7.5 V Minimum supply to enable power OK output VMIN1,2,3 01 4.0 V REFERENCE section Output voltage VREF1 01 2.485 2.515 V 2,3 2.465 2.535 Load regulation VRLD0 mA IL -10 mA 1,2,3 01 10 mV Line regulation VRLN8

26、.0 V +VIN 40 V 1,2,3 01 4.0 mV FAULT THRESHOLDS section Over-voltage threshold adjust VADJ(OV) Input = low to high, 2/ 0.5 V WINDOW ADJUST 2.5 V 1,2,3 01 0.230 0.270 V/V Under-voltage threshold adjust VADJ(UV) Input = high to low, 2/ 0.5 V WINDOW ADJUST 2.5 V 1,2,3 01 -0.270 -0.230 V/V Over-voltage

27、and under-voltage threshold hysteresis VTH(HYS) 0.5 V WINDOW ADJUST 2.5 V 1,2,3 01 10 30 mV/V Over-voltage and under- voltage threshold supply VTH8.0 V +VIN 40 V 1,2,3 01 0.01 %/V sensitivity +VINAdjust pin input bias current IIB10.5 V WINDOW ADJUST 2.5 V 1,2,3 01 10 A/V Line sense threshold VLSTInp

28、ut = high to low 1,2,3 01 1.94 2.06 V Line sense threshold hysteresis VLST(HYS) 1,2,3 01 125 225 mV See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND MARITIME C

29、OLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max SENSE INPUTS 1 through 4 section Sense 1 4 input bia

30、s current IIB2Input = 2.8 V 3/ 1,2,3 01 3.0 A Input = 2.2 V 3/ -3.0 Line sense input bias current IIB3Input = 2.3 V 3/ 1,2,3 01 3.0 A OVER-VOLTAGE AND UNDER-VOLTAGE FAULT DELAY Delay time tD4/ 4,5,6 01 20 50 ms/F FAULT OUTPUTS ( OV , UV , and POWER OK) section Maximum current IMAXVOUT= 2.0 V 1,2,3 0

31、1 30 mA Saturation voltage VSATIOUT= 12 mA 1,2,3 01 0.4 V Leakage current ILVOUT= 40 V 1,2,3 01 25 A SENSE 4 INVERTER section Input offset voltage VIO11,2,3 01 8.0 mV Input bias current IIB41,2,3 01 -2.0 A Open loop gain AOL14,5,6 01 65 dB Power supply rejection ratio PSRR1 8.0 V +VIN 40 V 4,5,6 01

32、65 dB Inverting input saturation current tolerance ISAT1(TOL) VNONINVERT= GND, 5/ VOUT 5.0 V 1,2,3 01 -1.4 mA GENERAL PURPOSE OPERATIONAL AMPLIFIER section Input offset voltage VIO21,2,3 01 5.0 mV Input bias current IIB51,2,3 01 -2.0 A See footnotes at end of table. Provided by IHSNot for ResaleNo r

33、eproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TA

34、 +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max GENERAL PURPOSE OPERATIONAL AMPLIFIER section continued Input offset current IIO1,2,3 01 -0.5 A Open loop gain AOL24,5,6 01 65 dB Common-mode rejection ratio CMRR 0 V VCM +VIN 2.0 V 4,5,6 01 65 dB Power supply reject

35、ion ratio PSRR2 8.0 V +VIN 40 V 4,5,6 01 65 dB Inverting input saturation current tolerance ISAT2(TOL) VNONINVERT= GND, 5/ VOUT 5.0 V 1,2,3 01 -1.4 mA 1/ Unless otherwise specified, +VIN= 15 V, sense inputs 1, 2, 3, and 4 = 2.5 V, and WINDOW ADJUST = 1.0 V. 2/ Offset from VREFas a function of WINDOW

36、 ADJUST. 3/ These conditions inherently result in maximum input bias currents, which therefore represent the maximum currents required as the sense inputs cross appropriate threshold. 4/ Ratio of threshold voltage to charging current. 5/ When the non- inverting input is driven to less than -0.3 V (a

37、s may be the case when sensing a negative supply voltage), the PNP input transistor will saturate and the substrate diode will become forward biased. The input current must be limited to a magnitude of 1.4 mA or less. If not, the resultant parasitic transistor action may cause the output to invert.

38、This parameter is 100 percent tested by ramping the current on the inverting input while verifying that the output voltage remains high. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND MARI

39、TIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 7 DSCC FORM 2234 APR 97 Device type 01 Case outlines V 2 Terminal number Terminal symbol 1 +VIN+VIN2 VREF(2.5 V) VREF(2.5 V) 3 GROUND GROUND 4 WINDOW ADJUST GROUND SENSE 5 SENSE 4 INVERTING INPUT WINDOW ADJUST 6 SENSE 4 NC 7 SENSE 3 SENSE 4 INVER

40、TING INPUT 8 SENSE 2 SENSE 4 9 SENSE 1 SENSE 3 10 0 V DELAY SENSE 2 11 FAULT V 0 SENSE 1 12 FAULT V U 0 V DELAY 13 U V DELAY FAULT V 0 14 POWER OK FAULT V U 15 LINE / SWITCHER SENSE U V DELAY 16 OPERATIONAL AMPLIFIER OUTPUT POWER OK 17 OPERATIONAL AMPLIFIER NONINVERTING INPUT LINE / SWITCHER SENSE 1

41、8 OPERATIONAL AMPLIFIER INVERTING INPUT OPERATIONAL AMPLIFIER OUTPUT 19 - OPERATIONAL AMPLIFIER NONINVERTING INPUT 20 - OPERATIONAL AMPLIFIER INVERTING INPUT NC = No connection FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from I

42、HS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88697 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 8 DSCC FORM 2234 APR 97 FIGURE 2. Block diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWI

43、NG SIZE A 5962-88697 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 9 DSCC FORM 2234 APR 97 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be m

44、arked. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” sh

45、all be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of

46、compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product m

47、eets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification o

48、f change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection proc

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1