ImageVerifierCode 换一换
格式:PDF , 页数:45 ,大小:282.40KB ,
资源ID:701406      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-701406.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-99607 REV J-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 512K x 8-BIT RADIATION-HARDENED LOW VOLTAGE SRAM MONOLITHIC SILICON.pdf)为本站会员(boatfragile160)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-99607 REV J-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 512K x 8-BIT RADIATION-HARDENED LOW VOLTAGE SRAM MONOLITHIC SILICON.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Added Q level parts to drawing. Corrections to paragraph 1.5. Footnote changes to Table 1, including removal of footnote 8 . - glg 00-03-20 Raymond Monnin B Added case outline X to drawing. Corrected E1 terminal symbol to E. Corrected table 1 foo

2、tnotes. Corrections to figure 4. Added 10 second data retention table to figure 5. - glg 00-05-25 Raymond Monnin C Corrections to paragraph 1.5 and addition of footnote. Corrections to sheet 16, 1 second data retention test table. - glg 00-08-31 Raymond Monnin D Boilerplate update, added appendix B

3、for die. ksr 01-05-04 Raymond Monnin E Corrected CAGE code typo, 67264 changed to 67268. Updated boilerplate. ksr 02-03-18 Raymond Monnin F Add 02 device representing an extended temperature device. Corrected (SEP) effective with no latch-up in paragraph 1.5; was 90.5 MeV-cm2/mg changed to 80 MeV-cm

4、2/mg ksr 02-11-04 Raymond Monnin G Added devices 03 and 04, updated Table I. ksr 02-12-08 Raymond Monnin H Boilerplate update and part of five year review. tcr 07-12-13 Robert M. Heber J Added devices 05 and 06; added case outline Y, and updated Table I. Added additional die information to appendix

5、B. Made corrections to case U dimension table. ksr 09-08-13 Charles F. Saffle REV J J J J J J J SHEET 35 36 37 38 39 40 41 REV J J J J J J J J J J J J J J J J J J J J SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 REV STATUS REV J J J J J J J J J J J J J J OF SHEETS SHEET 1 2 3 4

6、5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Gary L. Gross DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil STANDARD MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling THIS DRAWING IS AVAILABLE FOR USE BY All DEPARTMENTS APPROVED BY Raymond Monnin MICROCIRCUIT, MEMORY, DIGI

7、TAL, CMOS, 512K x 8-BIT, RADIATION-HARDENED, LOW VOLTAGE SRAM, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 99-09-28 AMSC N/A REVISION LEVEL J SIZE A CAGE CODE 67268 5962-99607 SHEET 1 OF 41 DSCC FORM 2233 APR 97 5962-E500-08 Provided by IHSNot for ResaleNo repr

8、oduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-99607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents three product assurance class levels consis

9、ting of high reliability (device classes Q and M), space application (device class V), and for appropriate satellite and similar applications (device class T). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choic

10、e of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class T, the user is encouraged to review the manufacturers Quality Management (QM) plan as part of their evaluation of these parts and their acceptability in the intended application. 1.2 PIN. The PIN shall be as sh

11、own in the following example: 5962 L 99607 01 T X C Federal RHA Device Device Case Lead stock class designator type class outline finish designator (see 1.2.1) (see 1.2.2) designator (see 1.2.4) (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q, T and V RHA marked dev

12、ices shall meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 De

13、vice types. The device types shall identify the circuit function as follows: Device type Generic number Circuit function Access time 01 8Q512 512K X 8-bit rad-hard low voltage SRAM (MIL Temp) 25 ns 02 8Q512 512K X 8-bit rad-hard low voltage SRAM (Extended Temp) 25 ns 03 8Q512 512K X 8-bit rad-hard l

14、ow voltage SRAM (MIL Temp) 20 ns 04 8Q512 512K X 8-bit rad-hard low voltage SRAM (Extended Temp) 20 ns 05 8Q512E 512K X 8-bit rad-hard low voltage SRAM (MIL Temp) 20 ns 06 8Q512E 512K X 8-bit rad-hard low voltage SRAM (Extended Temp) 20 ns 1.2.3 Device class designator. The device class designator s

15、hall be a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q, V Certification an

16、d qualification to MIL-PRF-38535 T Certification and qualification to MIL-PRF-38535 with performance as specified in the device manufacturers approved quality management plan 1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows: Outline letter Descriptive

17、designator Terminals Package style U See figure 1 36 Flat pack X See figure 1 36 Flat pack Y See figure 1 36 Flat pack 1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38535 for classes Q, T and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo rep

18、roduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-99607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ Supply voltage range, (VDD) . -0.5 V dc to +4.6 V

19、 dc Voltage range on any input pin -0.5 V dc to +4.6 V dc Voltage range on any output pin -0.5 V dc to +4.6 V dc Input current, dc . + 10 mA Power dissipation . 1.0 W Operating case temperature range, (TC) (Device 01, 03, and 05) . -55C to +125C Operating case temperature range, (TC) (Device 02, 04,

20、 and 06) . -40C to +125C Storage temperature range, (TSTG) -65C to +150C Junction temperature, (TJ) . +150C Thermal resistance, junction-to-case, (JC): Case X, Y, and U +10C/W 1.4 Recommended operating conditions. Supply voltage range, (VDD) . +3.0 V dc to +3.6 V dc Supply voltage, (VSS) . 0 V dc In

21、put voltage, dc 0 V dc to VDDOperating case temperature, (TC) (Device 01, 03, and 05) . -55C to +125C Operating case temperature, (TC) (Device 02, 04, and 06) . -40C to +125C 1.5 Radiation features Maximum total dose available (dose rate = 3 rads(Si)/s) 50 x 103 rads(Si) Single event phenomenon (SEP

22、) effective linear energy threshold (LET) with no upsets (devices 01 -04) . 1 MeV-cm2/mg 3/ with no latch-up (devices 01 -04) 80 MeV-cm2/mg 3/ linear energy threshold (LET) with no upsets (devices 05 and 06) . 2.8 MeV-cm2/mg 4/ with no latch-up (devices 05 and 06) . 110 MeV-cm2/mg 4/ 1.6 Digital log

23、ic testing for device classes T, Q, and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, method 5012) . 100 percent 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawin

24、g to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883

25、- Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines. _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ All voltage va

26、lues in this drawing are with respect to VSS. 3/ Contact the device manufacturer for detailed lot information. 4/ Limits are guaranteed by design or process, but not production tested unless specified by the customer through purchase order or contract. Provided by IHSNot for ResaleNo reproduction or

27、 networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-99607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 4 DSCC FORM 2234 APR 97 DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMDs). MIL

28、-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Non-Government publications. The following documen

29、ts form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation. AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM) ASTM Standard F1192 - Standard Guide for the Measurement of Single Even

30、t Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices. (Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; http:/www.astm.org.) ELECTRONICS INDUSTRIES ASSOCIATION (EIA) J

31、EDEC Standard EIA/JESD 78 - IC Latch-Up Test. (Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201; http:/www.jedec.org.) (Non-Government standards and other publications are normally available from the organizations that

32、prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.) 2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothin

33、g in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q, T and V shall be in accordance with MIL-PRF-38535, and as specified herein or as modifi

34、ed in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. 3.1.1 Micro

35、circuit die. For the requirements for microcircuit die, see Appendix B to this document. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q, T and V or MIL-PRF-38535, appendix A a

36、nd herein for device class M. 3.2.1 Case outline(s). The case outline(s) shall be as specified on figure 1. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2. 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3. 3.2.4 Output load circuit. T

37、he output load circuit shall be as specified on figure 4. 3.2.5 Timing waveforms. The timing waveforms shall be as specified on figure 5. 3.2.6 Radiation test circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision control and shall be made available t

38、o the preparing and acquiring activity upon request. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-99607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL J SHEET 5 DSCC FORM 2234 APR

39、97 3.2.7 Functional tests. Various functional tests used to test this device are contained in the appendix (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate te

40、st patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q, T and V, alternate test patterns shall be under the control of the device manufacturers Technology Review B

41、oard (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiat

42、ion parameter limits are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I. 3.5 Mar

43、king. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA

44、 product using this option, the RHA designator shall still be marked. Marking for device classes Q, T, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for de

45、vice classes Q, T and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q, T and V, a certificate of compliance shall be required from a QML-38535 l

46、isted manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance

47、submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q, T and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 C

48、ertificate of conformance. A certificate of conformance as required for device classes Q, T and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1