ImageVerifierCode 换一换
格式:PDF , 页数:160 ,大小:405.30KB ,
资源ID:754558      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-754558.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(GEIA EIA-STD-656-B-2006 I O Buffer Information Specification (IBIS) Version 4 2《输入 输出缓冲信息规范 版本4 2》.pdf)为本站会员(王申宇)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

GEIA EIA-STD-656-B-2006 I O Buffer Information Specification (IBIS) Version 4 2《输入 输出缓冲信息规范 版本4 2》.pdf

1、 GEIA STANDARD I/O Buffer Information Specification (IBIS) Version 4.2 EIA-STD-656-B September 2006 GOVERNMENT ELECTRONICS AND INFORMATION TECHNOLOGY ASSOCIATION EIA-STD-656-B A Sector of the Electronic Industries Alliance ANSI/EIA-STD-656-B Approved: March 1, 2007 Copyright Government Electronics ?

2、 | | | Other Notes: The Comment Char keyword can be used anywhere in the file, | as desired. |- Comment Char |_char | |= | Keyword: File Name | Required: Yes | Description: Specifies the name of the IBIS file. | Usage Rules: The file name must conform to the rules in paragraph 3 of | Section 3, GENE

3、RAL SYNTAX RULES AND GUIDELINES. In addition, | the file name must use the extension “.ibs“, “.pkg“, or | or “.ebd“. The file name must be the actual name of the file. |- File Name ver4_1.ibs | |= Copyright Government Electronics the pullup_ref column in this case | must contain the reserved word NC

4、. Similarly, for POWER | (including external reference) pins, the pullup_ref column | contains the name of the bus to which the pin connects; the | pulldown_ref column in this case must contain the reserved | word NC. | | If the Pin Mapping keyword is present, then the bus | connections for EVERY pi

5、n listed under the Pin keyword must | be given. | | If a pin has no connection, then both the pulldown_ref and | pullup_ref subparameters for it will be NC. | Copyright Government Electronics two use 7 SPECIAL3 ref_buffer2 | external reference voltages 11 VSS1 GND 12 VSS1 GND 13 VSS1 GND 21 VSS2 GND

6、 22 VSS2 GND 23 VSS2 GND 31 VCC1 POWER 32 VCC1 POWER 33 VCC1 POWER 41 VCC2 POWER 42 VCC2 POWER 43 VCC2 POWER 51 VSSCLAMP GND | Power connections for clamps 52 VCCCLAMP POWER | 71 V_EXTREF1 POWER | External reference voltage pins 72 V_EXTREF2 POWER | | |= | Keyword: Diff Pin | Required: No | Descript

7、ion: Associates differential pins and defines their differential | receiver threshold voltage and differential driver timing | delays. | Sub-Params: inv_pin, vdiff, tdelay_typ, tdelay_min, tdelay_max | Usage Rules: Enter only differential pin pairs. The first column, Diff | Pin, contains a non-inver

8、ting pin name. The second column, | inv_pin, contains the corresponding inverting pin name for | I/O output. Each pin name must match the pin names declared | previously in the Pin section of the IBIS file. The third | column, vdiff, contains the specified differential receiver | threshold voltage b

9、etween the inverting and non-inverting | pins for Input or I/O model types. The fourth, fifth, and | sixth columns, tdelay_typ, tdelay_min, and tdelay_max, | contain launch delays of the non-inverting pins relative to | the inverting pins. All of the numerical entries may be a | positive, zero, or n

10、egative number. | | For differential Input or I/O model types, the differential | input threshold (vdiff) overrides and supersedes the need | for Vinh and Vinl. | | Other Notes: The output pin polarity specification in the table overrides | the Model Polarity specification such that the pin in the |

11、 Diff Pin column is Non-Inverting and the pin in the inv_pin | column is Inverting. This convention enables one Model to | be used for both pins. Copyright Government Electronics and tdelay_max column, | maximum magnitudes. One entry of vdiff, regardless of its | polarity, is used for difference mag

12、nitudes. | | The positioning of numerical entries and/or “NA“ must not be | used as an indication for the model type. The model type is | determined by the model type parameter inside the Models | referenced by the Diff Pin keyword, regardless of what the | Diff Pins entries are. The simulator may i

13、gnore the | vdiff or the tdelay_* parameters if not needed by the | model type of the Model, or use the default values defined | above if they are needed but not provided in the Diff Pin | keyword. For example, an “NA“ in the third column (vdiff) | does not imply that the model type is Output, or th

14、ree | “NA“-s in the tdelay columns does not mean that the model | type is Input. | | Note that the starting point of the flight time measurements | will occur when the differential drivers output waveforms | are crossing, i.e. when the differential output voltage is | zero, and consequently Vmeas, i

15、f defined will be ignored. |- Copyright Government Electronics & Information Technology Association Provided by IHS under license with GEIA Not for ResaleNo reproduction or networking permitted without license from IHS-,-,-EIA-STD-656-B 22 Diff Pin inv_pin vdiff tdelay_typ tdelay_min tdelay_max | 3

16、4 150mV -1ns 0ns -2ns | For Input, tdelay_typ/min/max ignored | For Output, vdiff ignored | 7 8 0V 1ns NA NA 16 15 200mV 1ns | For Input, tdelay_typ ignored | For Output, vdiff ignored and tdelay_min = 0ns and tdelay_max = 1ns | For I/O, tdelay_min = 0ns and tdelay_max = 1ns | 9 10 NA NA NA NA 22 21

17、 NA NA | For Input, vdiff = 200 mV | For Output, tdelay_typ/min/max = 0ns | For I/O, vdiff = 200 mV and tdelay_typ/min/max = 0ns | 20 19 0V NA | For Output, vdiff ignored and tdelay_typ/min/max = 0ns | For I/O, tdelay_typ/min/max = 0ns | |= | Keyword: Series Pin Mapping | Required: No | Description:

18、 Used to associate two pins joined by a series model. | Sub-Params: pin_2, model_name, function_table_group | Usage Rules: Enter only series pin pairs. The first column, Series Pin | Mapping, contains the series pin for which input impedances | are measured. The second column, pin_2, contains the ot

19、her | connection of the series model. Each pin must match the pin | names declared previously in the Pin section of the IBIS | file. The third column, model_name, associates models of | type Series or Series_switch, or model selectors containing | references to models of type Series or Series_switch

20、 for | the pair of pins in the first two columns. Each model_name | must have a corresponding model or model selector name | listed in a Model or Model Selector keyword below. The | usage of reserved model names (POWER, GND, or NC) within the | Series Pin Mapping keyword is not allowed. The fourth |

21、 column, function_table_group, contains an alphanumeric | designator string to associate those sets of Series_switch | pins that are switched together. | | Each line must contain either three or four columns. When | using four columns, the header function_table_group must be | listed. | | One possib

22、le application is to model crossbar switches where | the straight through On paths are indicated by one | designator and the cross over On paths are indicated by | another designator. If the model referenced is a Series | model, then the function_table_group entry is omitted. | Copyright Government Electronics & Information Technology Association Provided by IHS under license with GEIA Not for ResaleNo reproduction or networking permitted without license from IHS-,-,-

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1