ImageVerifierCode 换一换
格式:PDF , 页数:7 ,大小:185.55KB ,
资源ID:807004      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-807004.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(JEDEC JEP69-B-1973 Preferred Lead Configurations for Field-Effect Transistors《场效应管用优先引脚外形》.pdf)为本站会员(eventdump275)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

JEDEC JEP69-B-1973 Preferred Lead Configurations for Field-Effect Transistors《场效应管用优先引脚外形》.pdf

1、EIA JEPb9-B 73 m 3234600 t November: . - 1973 PREFERRED LEAD CONFIGURATIONS FOR FIELD = EFFECT ?*RANSISTORS PRICE $1.00 JEDEC Solid State Products Council JEDEC- PUBLICATION NO. 69 _. - EIA JEPbS-B 73 3234b00 0003373 T Published by ELECTRONIC INDUSTRIES ASSOCIATION Engineering Department 2081 Eye St

2、reet, N.W., Washington, D. C. 20006 EIA JEPb-B 73 3234600 0003374 L JEDEC PUBLICATION NO. 69B PREFERRED LEAD CONFIGURATIONS FOR FIELD-EFFECT TRANSISTORS CONTENTS Triode or Triode-Connected FETs Quadruple-Triode Junction FETs Four-Lead FETS With Two Serially Arranged Gates Triode or Triode-Connected

3、FET Differential Amplifiers Page 1 2 3 4 PREFACE The material contained in this publication was formulated under the cognizance of the JC-24 Committee on Low Power Transistors, This publication supersedes JEDEC Publications 63 and 69. o b - -e EIA JEPb9-B 73 m 3234b00 0003335 3 m PREPERRED LEAD CONF

4、IGURATION FOR TRIODE OR TRIODE-CONNECTED FIELD-EFFECT TRANSISTORS The preferred lead arrangements are shown below for triode field- effect transistors and for field-effect transistors intended for triode connection even though the substrate is brought out inde? pendent of the source, gate, or drain.

5、 This standard applies for circular lead orientations Buch as for TO+, TO-12, TO-18, TO-72 etc Bottom View 1. For depletion types: P-Channel N -Channe 1 Drain, (4) Gate, (4) 2- For enhancement types: Either polarity (i) Drain, (2) Gate, (3) , (4) Source 3. For either type and either polarity: When i

6、t is desired to separate the drain and gate, the following configuration is preferred: (i) Drain, (2) Source, (3) Gate, (4) . In any of the above configurations, the bulk substrate and/or case may be connected to an of the four terminals. The terminal shown with the blank ( or may be omitted. 7 may

7、be used for the case and/or substrate -1- 1 . , EIA JEPbS-B 73 m 3234b00 000337b 5 m PREFERRBD LEAD CONFIGURATION FOR QUADRUPLE-TRIODE JUNCTION FIELD-EFFECT TRANSISOTRS The preferred lead arrangearant for quadruple triodo juiictim fi*ld-effect transietore ir shown belaw. Thie rtandard applieo for pa

8、rptrerol lead packcigeo auch TO-84, T8-81, T0186, 70187 01: TQ48, 1 2 3 4. 5 6 7 To184 Thni TO-86 14 13 12 TOP 11 VZW 10 9 8 a .14 2 13 3 12 4-1 P9 i I 18 7 I. T-87 Thru TO-88 1. Gate 3, Drain 13, Source 14. Gate 12, Drein 4, N.C. or omitted 11. N.C, or ooritted 6. Source Triode 2 9. Source Trid. 1

9、I 8. Cate 5. Drain 7, Cat I 10. Drain -2- - EIA JEPb9-B 73 M 3234b00 0003377 7 M - PREFERRED LEAD CONFIGURATIONS FOR TRIODE OR TRIODE-CONNECTED FIELD-EFFECT DIFFERENTIAL AMPLIFIERS The preferred lead arr$gements for differential amplifiers are shown below for triode field-effect transistors and for

10、field-effect transistors intended for triode connection even though the substrate is brought out independent of the source, gate, or drain. circular lead orientations such as TO-70, TO-71, TO-75, TO-77, TO-78, TO-79, TO-80, etc. This standard applies for 5 Bottom View (1) 1 Source 1 2 Drain 1 3 Gate

11、 1 5 Source 2 6 Drain 2 7 Gate 2 4 8 When it is desired to separate the drain and gate, the following configurations are preferred. (W 1 Drain 1 2 Source 1 3 Gate 1 4 5 Drain 2 6 Source 2 7 Gate 2 8 (III) . 1 Drain 1 5 Gate 2 2 Source 1. 6 Source 2 3 Gate 1 7 Drain 2 4 8 The terminals shown with the

12、 blanks ( ) may be used for the case and/or substrate or may be omitted. When applying this standard to six-lead packages such as TO-75, substitute terminals 4, 5, and 6 for 5, 6, and 7, respectively, in the above configurations. -3- EIA JEPb9-B 73 m 323VbOO O003378 9 m PREFERED LEAD CONFIGUMTION FO

13、R FOUR-LEAD FIELD-EFFECT i1WSISTOFS WITH TWO SERIALLY ARRANGED GATES The preerred lead arrangement shown below is for field-effect transistors . having a source, a signal gate, a shield gate, and 2 drain. This standafd applies for circular lead orientations such as TO-12, TO-17, TO-33, TO-72, TO-104, TO-105, TO-106, etc. 2 1 4 Bottom View Lead - 1 2 3 4 Element Drain Shield gate (gate no. 2) Signal gata (gate no. 1) a Source. and bulk (substrate) -4- .

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1