ImageVerifierCode 换一换
格式:PDF , 页数:3 ,大小:102.84KB ,
资源ID:807244      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-807244.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(JEDEC JESD67 ERTA-1999 I O Drivers and Receivers with Configurable Communication Voltage Impedance and Receiver Threshold.pdf)为本站会员(fuellot230)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

JEDEC JESD67 ERTA-1999 I O Drivers and Receivers with Configurable Communication Voltage Impedance and Receiver Threshold.pdf

1、Electronic Industries AllianceJune 10, 1999ERRATA SHEETTOJEDEC Standard No. 67, “I/O Drivers and Receivers with Configurable CommunicationVoltage, Impedance, and Receiver Threshold“ was published February 1999 and containedreversed inequalities in subclauses 1.2 and 2.2.This errata contains the corr

2、ection for JESD67, subclause 1.2 and 2.2 on pages 2 and 4. At thebottom of each page the inequality (:S) signs are backwards, it should be()sign. Please makethe correction to read: VODVDDQ0.6 x VOD in both locations in place ofVOD:S VDDQ:S 0.6 x VOD.Attached are the corrected pages. Our apologies fo

3、r any inconvenience this may have caused.Sincerely,JlA.LLe c,lIlyLsoV Julie CarlsonJEDEC Publications2500 Wilson Boulevard Arlington, Virginia 22201-3834 (703) 907-7500. FAX (703) 907-7501JEDEC Standard No. 67Page 21.1 Nominal supply voltages and I/O parametrics (contd)Table 1-2 - Nominal Interface

4、ParametricsClass A (High Performance) Class B (Wide Margin)Vih(DCLmin = Vref + 0.07*VDD Vih(DCLmin=Vref+0.14 * VDDVih(DCLmax = VDDQ + 0.10*VDD Vih(DCLmax=VDDQ-+010*VDDVil(DCLmax = Vref- 0.07 *VDD Vil(DCLmax=Vref - 0.14*VDDVil(DCLmin=VSS Vil(DCLmin=VSSVih(ACLmin = Vref + 0.14 * VDD Vih(ACLmin=Vref+ 0

5、.25 *VDDVih(ACLmax = VDDQ + 0.15 * VDOVih(ACLmax=VDDQ+ 0.15 * VDDVil(ACLmax = Vref - 0.14 * VDO Vil(ACLmax=Vref- 0.25 * VDDVil(ACLmin = VSS - 0.15 *VDO Vil(ACLmin = VSS - 0.15 * VDDAlthough it is commonplace to standardize Output driver current and output driver voltages(yoh, Vol), this standard wil

6、l refer to output driver impedances. Through reference to driverimpedance the driver characteristics will become easier to defme and the resultant driverbehavior under various loading conditions will be easier to predict. For the expected values fordriver impedance and the parametrics associated wit

7、h the drivers (see section 4).1.2 InteroperabilityIt is expected that a group of devices of different supply voltages VDD will communicate with acommon communication voltage VDDQ which is equal to or less than VDD_low the lowestsupply voltage of the group. Although it is desirable that chips of supp

8、ly voltage VDD operateover the largest possible range of VDDQ, to meet this standard it is sufficient that chips of VDOspecified in table 1-3 support communication at the associated values of VDDQ, with the Vil,Vih specifications oftable 1-2.Table 1-3 - Relationship between VDD, VDDQ, and VrefVDD VD

9、DQ Vref3.3 V 3.3 V, 2.5 V 1.5 V, 1.25 V2.5 V 2.5 V, 1.8 V 1.25 V, 0.9 V1.8 V 1.8 V, 1.5 V, 1.2 V 0.9 V, 0.75 V, 0.6 VThe relationship is roughly VOOvnoQ0.6 x VOOJEDEC Standard No. 67Page 42.1 Nominal supply voltages and 110 parametrics (contd)Table 2-2 - Nominal Interface ParametricsClass A (High Pe

10、rformance) Class B (Wide Margin)Vih(DCLmin = Vref + 0.07 * VDD Vih(DCLmin=Vref+0.14 *VDDVih(DCLmax=VDDQ + 0.10 * VDO Vih(DCLmax=VDDQ+O.IO*VDDVil(DCLmax=Vref-0.07 * VDD Vil(DCLmax=Vref - 0.14*VDDVil(DCLmin=VSS Vil(OCLmin=VSSVih(ACLmin=Vref + 0.14 * VDD Vih(ACLmin=Vref+0.25 *VDDVih(ACLmax=VODQ + 0.15

11、* VDD Vih(ACLmax=VDDQ+0.15 * VDDVil(ACLmax = Vref - 0.14 * VDD Vil(ACLmax = Vref - 0.25 * VDDVi1(ACLmin = VSS - 0.15 *VDD Vil(ACLmin = VSS - 0.15 * VDDAlthough it is commonplace to standardize output driver currents and output driver voltages(Voh, Vol), this standard will refer to output driver impe

12、dances. Through reference to driverimpedance the driver characteristics will become easier to define and the resultant driverbehavior under various loading conditions will be easier to predict. For the expected values fordriver impedance and the parametrics associated with the drivers (see section 4

13、).2.2 InteroperabilityIt is expected that a group of devices of different supply voltages VDD will communicate with acommon communication voltage VDDQ which is equal to or less than VDD_low, the lowestsupply voltage of the group. Although it is desirable that chips of supply voltage von operateover

14、the largest possible range of VDDQ, to meet this standard it is sufficient that chips of VDDspecified in table 2-3 support communication at the associated values of VDDQ, with the Vil,Vih specifications oftable 2-2.Table 2-3 - Relationship between VDD, VDDQ, and VrefVDD VDDQ Vref1.5V1.2 V1.0 V1.5 V, 1.2 V, 1.0 V1.2 V, 1.0 V, 0.8 V1.0 V, 0.8 V0.75 V, 0.6 V, 0.5 V0.6 V, 0.5 V, 0.4 V0.5 V, 0.4 VThe relationship is rougWy VDDVDDQ0.6 x von

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1