ImageVerifierCode 换一换
格式:PDF , 页数:10 ,大小:79.08KB ,
资源ID:689048      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-689048.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA DSCC-VID-V62 03601 REV A-2009 MICROCIRCUIT DIGITAL ADVANCED CMOS 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS TTL COMPATIBLE MONOLITHIC SILICON.pdf)为本站会员(amazingpat195)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA DSCC-VID-V62 03601 REV A-2009 MICROCIRCUIT DIGITAL ADVANCED CMOS 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS TTL COMPATIBLE MONOLITHIC SILICON.pdf

1、REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate paragraphs to current requirements. - PHN 09-02-04 Charles F. Saffle Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV A A A A A A A A A A REV STATUS OF PAGES PAGE 1 2 3 4 5 6 7 8 9 10 PMIC N/A PREPARED BY P

2、hu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY MM DD CHECKED BY Phu H. Nguyen 02-11-05 APPROVED BY Thomas M. Hess TITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16-BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON SIZE A

3、 CODE IDENT. NO. 16236 DWG NO. V62/03601 REV A PAGE 1 OF 10 AMSC N/A 5962-V28-09 .Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 2 1. SCOPE 1.1 S

4、cope. This drawing documents the general requirements of a high performance 16-bit bus transceiver with three-state outputs, with an operating temperature range of -40C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor it

5、em drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/03601 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device Type Generic Circuit function 01 SN74ACT16245Q-EP

6、 16-Bit Bus Transceiver with three-state outputs 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline Letter Number of pins JEDEC PUB 95 Package style X 48 JEDEC MO-118 Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes a

7、s provided by the device manufacturer: Finish designator Material: A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings 1/ Supply voltage range (VCC) -0.5 V to 7 V Input voltage range (VI) -0.5 V to VCC+0.5 V 2/ Output voltage range (

8、VO) -0.5 V to VCC+0.5 V 2/ Input clamp current (IIK) (VIVCC) 20 mA Output clamp current (IOK) (VIVCC) 24 mA Continuous output current (IO) (VO= 0 V to VCC) 24 mA Continuous current through VCCor GND 260 mA Maximum power dissipation at TA= 55oC (in still air) 1.2 W 3/ Storage temperature range, Tstg-

9、65oC to 150oC _ 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not imp

10、lied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output voltage ratings may be exceeded if the input and output ratings are observed. 3/ The maximum package power dissipation is calculated using a junction temperature of 150oC a

11、nd a broad trace length of 750 mils. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 3 1.4 Recommended operating conditions 4/ 5/ Supply voltage r

12、ange (VCC). +4.5 V to +5.5 V 6/ Input voltage range (VIN) . +0.0 V to VCCOutput voltage range (VOUT). +0.0 V to VCCMinimum high-level input voltage (VIH) 2.0 V Maximum low level input voltage (VIL) . 0.8 V Maximum high level output current (IOH) . -16 mA Maximum low level output current (IOL) . 16 m

13、A Input transition rise or fall rate (t/v) . 0 to 10 ns/V Ambient operating temperature (TA) . -40oC to 125oC 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilso

14、n Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code or logo B. Pin 1 identifier C. ESDS identifica

15、tion (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3,

16、 1.4 and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline(s). The case outline (s) shall be as shown in 1.2.2 and figure 1. 3.5.2 Block diagram. The block diagram shall be as

17、shown in figure 2. 3.5.3 Terminal connections. The terminal connections shall be as shown in figure 3. 3.5.4 Timing waveforms. The timing waveforms shall be as shown in figure 4. _ 4/ Unused inputs should be tied to VCCthrough a pullup resistor of approximately 5 k or greater to keep them from float

18、ing. Refer to the device manufacturers application report. 5/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. 6/ All VCCand

19、 GND pins must be connected to the proper-voltage power supply. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 4 TABLE I. Electrical performance

20、characteristics. 1/ Test Symbol Test conditions unless otherwise specified VCCTA at Device type Limits Unit Min Max25C 4.40 4.5 V -40C to +125C 4.40 25C 5.40 IOH= -50 A 5.5 V -40C to +125C 5.40 25C 3.94 4.5 V -40C to +125C 3.94 25C 4.94 IOH= -16 mA 5.5 V -40C to +125C 4.94 High level output voltage

21、VOHIOH= -24 mA 2/ 5.5 V -40C to +125C 3.85 V 25C 0.10 4.5 V -40C to +125C 0.10 25C 0.10 IOL= 50 A 5.5 V -40C to +125C 0.10 25C 0.36 4.5 V -40C to +125C 0.50 25C 0.36 IOL= 16 mA 5.5 V -40C to +125C 0.50 Low level output voltage IOL= 24 mA 2/ 5.5 V -40C to +125C 0.50 V 25C 0.10 Input current (Control

22、inputs) IIVI= VCCor GND 5.5 V -40C to +125C 1 A 25C 0.50 Three-state output leakage current (A 0r B ports) 3/ IOZVO= VCCor GND 5.5 V -40C to +125C 10 A 25C 8 Quiescent supply current ICC VI = VCC or GND , IO= 0 5.5 V -40C to +125C 160 A 25C 0.9 Quiescent supply current delta 4/ ICCOne input at 3.4 V

23、 Other inputs at GND or VCC5.5 V -40C to +125C 1 mA Input capacitance (Control inputs) CIVI= VCCor GND 5.0 V 25C 4.5 TYP pF Output capacitance (A or B ports) CIOVO= VCCor GND 5.0 V 25C 16 TYP pF Output enabled 52 TYP Power capacitance per transceiver CPDCL= 50 pF f = 1 MHz Output disabled 5.0 V 25C

24、 01 10 TYP pF See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 5 TABLE I. Electrical performance characteristics. 1/

25、 Test Test conditions unless otherwise specified VCCTA at Device type Limits Unit Symbol From (Input) To (Output) Min Max 25C 3.2 9.3 tPLH 5/ -40C to +125C 3.2 11.5 25C 2.6 9.2 tPHL A or B B or A 5/ -40C to +125C 2.6 11.1 25C 2.7 9.1 tPZH 5/ -40C to +125C 2.7 10.9 25C 3.4 10.5 tPZL G B or A 5/ -40C

26、to +125C 3.4 12.6 25C 5.8 11.6 tPHZ 5/ -40C to +125C 5.8 13.4 25C 5.5 10.8 Propagation delay time tPLZG B or A 5/ -40C to +125C 01 5.5 12.7 ns Notes: 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature r

27、ange. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Not more than one output should be tested at a time, and

28、 the duration of the test should not exceed 10 ms. 3/ For I/O ports, the parameter IOZincludes the input leakage current II. 4/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC. 5/ VCC= 4.5 V to 5.5 V Provided by IHSNot f

29、or ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 6 Case X Inches Millimeters Symbol Min Max Min Max A 0.110 2.79 A1 0.008 0.20 b 0.008 0.013 0.20 0.34 D 0.620 0.630 15

30、75 16.00 E 0.395 0.420 10.03 10.67 E1 0.291 0.299 7.39 7.59 e 0.025 Typ 0.635 Typ L 0.020 0.040 0.51 1.02 L1 0.010 0.25 L2 0.005 0.010 0.13 0.25 FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS

31、COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 7 Function table Control Inputs G DIR Operation L L B data to A bus L H A data to B bus H X Isolation L = Low H = High X = Dont care FIGURE 2. Block diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted w

32、ithout license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 8 Terminal number Terminal Symbol Terminal number Terminal Symbol 1 1DIR 25 2 G 2 1B1 26 2A8 3 1B2 27 2A7 4 GND 28 GND 5 1B3 29 2A6 6 1B4 30 2A5 7 VCC31 VCC8 1B5 32 2A4

33、 9 1B6 33 2A3 10 GND 34 GND 11 1B7 35 2A2 12 1B8 36 2A1 13 2B1 37 1A8 14 2B2 38 1A7 15 GND 39 GND 16 2B3 40 1A6 17 2B4 41 1A5 18 VCC42 VCC19 2B5 43 1A4 20 2B6 44 1A3 21 GND 45 GND 22 2B7 46 1A2 23 2B8 47 1A1 24 2DIR 48 1 G FIGURE 3. Terminal connections. Provided by IHSNot for ResaleNo reproduction

34、or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 9 Test S1 tPLH / tPHLOpen tPLZ/ tPZL2 x VCCtPHZ/ tPZHGND Notes: 1/ CL includes probe and jig capacitance. 2/ Waveform 1 is for an output with i

35、nternal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control 3/ All impulses are supplied by generators having the following characteristics: PRR

36、 1 MHz, ZO= 50 , tr= 3 ns, tf= 3 ns. 4/ The outputs are measured one at a time with one input transition per measurement. FIGURE 4. Timing waveforms. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE

37、A CODE IDENT NO. 16236 DWG NO. V62/03601 REV A PAGE 10 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic

38、 sensitive devices, classification, packaging, and labeling of moisture sensitive devices as applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturers standard commercial practices for electrostatic discharge s

39、ensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturers data book. The device manufacturer reserves the righ

40、t to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. Vendor

41、 item drawing administrative control number 1/ Device manufacturer CAGE code Vendor part number Top-Side Marking V62/03601-01XE 01295 SN74ACT16245QDLREP ACT16245QEP 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation. CAGE

42、 code Source of supply 01295 Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1