ImageVerifierCode 换一换
格式:PDF , 页数:88 ,大小:1.13MB ,
资源ID:701244      下载积分:10000 积分
快捷下载
登录下载
邮箱/手机:
温馨提示:
如需开发票,请勿充值!快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝扫码支付 微信扫码支付   
注意:如需开发票,请勿充值!
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【http://www.mydoc123.com/d-701244.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(DLA SMD-5962-97607 REV A-2005 MICROCIRCUIT DIGITAL 32-BIT INTEGRATED COMMUNICATION CONTROLLER MONOLITHIC SILICON《微型电路 数字型 32通道通信协议控制器 单块硅》.pdf)为本站会员(towelfact221)主动上传,麦多课文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知麦多课文库(发送邮件至master@mydoc123.com或直接QQ联系客服),我们立即给予删除!

DLA SMD-5962-97607 REV A-2005 MICROCIRCUIT DIGITAL 32-BIT INTEGRATED COMMUNICATION CONTROLLER MONOLITHIC SILICON《微型电路 数字型 32通道通信协议控制器 单块硅》.pdf

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Update boilerplate to MIL-PRF-38535 requirements. - CFS 05-10-04 Thomas M. Hess REV A A A A A A A A A A A A A SHEET 75 76 77 78 79 80 81 82 83 84 85 86 87 REV A A A A A A A A A A A A A A A A A A A A SHEET 55 56 57 58 59 60 61 62 63 64 65 66 67 68

2、 69 70 71 72 73 74 REV A A A A A A A A A A A A A A A A A A A A SHEET 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 43 54 REV A A A A A A A A A A A A A A A A A A A A SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 REV STATUS REV A A A A A A A A A A A A A A OF SHEETS SHEET 1

3、2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Larry T. Gauder DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Thanh Nguyen COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Monica L. Poelking MICROCIRCUIT,

4、DIGITAL, 32-BIT INTEGRATED COMMUNICATION CONTROLLER, MONOLITHIC AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 98-07-01 SILICON AMSC N/A REVISION LEVEL A SIZE A CAGE CODE 67268 5962-97607 SHEET 1 OF 87 DSCC FORM 2233 APR 97 5962-E405-05Provided by IHSNot for ResaleNo reproduction or

5、 networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high

6、reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. Th

7、e PIN is as shown in the following example: 5962 - 97607 01 M X X Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA m

8、arked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Dev

9、ice type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 68EN360-25 MHz 32-bit integrated communication controller 02 68EN360-33.34 MHz 32-bit integrated communication controller 1.2.3 Device class designator. The device class designato

10、r is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and

11、 qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style X CMGA10-P241 241 pin grid array Y See figure 1 240 ceramic leaded chip carrier, gullwing-lead 1.2.5 Lead finish.

12、 The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97607 DEFENSE SUPPLY CENTER COLUMB

13、US COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ Storage temperature range (TSTG) . -55C to +150C Supply voltage range (VCC) 2/ . -0.3 V dc to +6.5 V dc Input voltage range (VIN) 2/ . -0.3 V dc to +6.5 V dc Power dissipation (PD) . 2W Therm

14、al resistance, junction to case (JC): Case X 7C/W Case Y 2C/W Lead temperature range (soldering, 5 seconds). 270C 1.4 Recommended operating conditions. Case operating temperature range -55C to +125C Supply voltage range (VCC) 4.75 V dc VCC 5.25 V dc System frequency: Device type 01 25 MHz Device typ

15、e 02 33.34 MHz 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitati

16、on or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEF

17、ENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or http:/assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Ave

18、nue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a spec

19、ific exemption has been obtained. _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Although sections of the device contain circuitry to protect against damage from hig

20、h static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum rated voltages. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97607 DEFENSE SUPPLY CENTER CO

21、LUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Mana

22、gement (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construc

23、tion, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herei

24、n and figure 1. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2. 3.2.3 Block diagram. The block diagram shall be as specified on figure 3. 3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 4. 3.3 Electrical performance characteristics

25、 and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test

26、requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN n

27、umber is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device clas

28、s M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6

29、Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer i

30、n order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirement

31、s of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided wit

32、h each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9 Verification an

33、d review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group a

34、ssignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97607 DEF

35、ENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min MaxInput high voltage (except EXTAL) VIH

36、1, 2, 3 All 2.0 VCCV Input low voltage (5 V part) VIL1, 2, 3 All GND 0.8 V Input low voltage (3.3 V part only; PA8-15, PB1, PCS5, PC7, TCK) VIL1, 2, 3 All GND 0.5 V Input low voltage (3.3 V part only; all other pins) VIL1, 2, 3 All GND 0.8 V Input high voltage EXTAL VIHC1, 2, 3 All 0.8 VCCVCC+0.3 V

37、Undershoot US1, 2, 3 All -0.8 V Input leakage current IINAll input only pins except for TMS,TDI, and TRST VIN= VCC= or GND 1, 2, 3 All -2.5 2.5 A OFF-STATE leakage current IOZAll non-crystal outputs and I/O pins, VIN= 0.5/2.4 V 1, 2, 3 All -20 20 A Signal low input current ILVIL= 0.8 V, (TMS, TDI, a

38、nd TRST pins only) 1, 2, 3 All -0.5 0.5 mA Signal high input current IHVIH= 2.0 V (TMS, TDI, and TRST pins only) 1, 2, 3 All -0.5 0.5 mA Output high voltage VOHIOH= -0.8 mA , VCC= 4.75 V 1, 2, 3 All 2.4 V IOL= 2.0 mA, CLKO1-2, FREEZE, IPIPEO-1, IFETCH, BKPTO 0.5 TOL= 5.3 mA, DSACK0-1, R/W, DS, OE, R

39、MC, BG, BGACK, BERR 0.5 TOL= 7 mA, TXD1-4 0.5 IOL= 8.9 mA, PB6, PB7, HALT, RESET, BR (Output) 0.5 Output low voltage (For 5 V part) VOLTOL= 3.2 mA, A31-A0, D31-D0, FC3-0, SIZ0-1, PA0, 2, 4, 6, 8-15, PB0-5 PB8-17, PC0-11, TDO, PERR, PRTY0-3, IOUT0-2, AVECO, AS, CAS3-0, BLCRO, RAS0-7 1, 2, 3 All 0.5 V

40、 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrica

41、l performance characteristics - Continued. Test Symbol Conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min MaxInput capacitance All I/O pins CIN4 All 20 pF Load capacitance (except CLKO1-2) CLSee 4.4.1b 4 All 100 pF Load capacitance (CLKO1-2) CLc 4 All 5

42、0 pF Power (For 5 V version) VCC1, 2, 3 All 4.75 5.25 V Power (For 3.3 V version) VCC1, 2, 3 All 3.0 3.6 V Functional tests See 4.4.1c 7, 8 All Minimum VCCramp up time on power reset tRAMP9, 10, 11 All 4 mSec AC ELECTRICAL SPECIFICATIONS CONTROL TIMING 39/ VCC= 5.0 V, 25 MHz 9, 10, 11 01 dc 41/ 25 S

43、ystem frequency fSYSVCC= 5.0 V, 33.34 MHz 9, 10, 11 02 33.34 MHz VCC= 5.0 V, 25 MHz 9, 10, 11 01 25 6000 Crystal frequency fXTALVCC= 5.0 V, 33.34 MHz 9, 10, 11 02 25 6000 KHz VCC= 5.0 V, 25 MHz 9, 10, 11 01 20 50 On-chip VCO system frequency fSYSVCC= 5.0 V, 33.34 MHz 9, 10, 11 02 20 67 MHz Start-up

44、time, with external clock (oscillator disabled) or after changing the multiplication factor MF tpllVCC= 5.0 V, 25 MHz 9, 10, 11 01 2500 clks CLKO1-2 stability CLKVCC = 5.0 V, 25 MHz 9, 10, 11 01 TBD TBD % VCC= 5.0 V, 25 MHz 9, 10, 11 01 40 (1) CLKO1 period tCYCVCC= 5.0 V, 33.34 MHz 9, 10, 11 02 30 n

45、s VCC= 5.0 V, 25 MHz 9, 10, 11 01 40 60 (1A) EXTAL duty cycle, MF tdcycVCC= 5.0 V, 33.34 MHz 9, 10, 11 02 40 60 % VCC= 5.0 V, 25 MHz 9, 10, 11 01 40 (1C) External clock input period tEXTcycVCC= 5.0 V, 33.34 MHz 9, 10, 11 02 30 ns VCC= 5.0 V, 25 MHz 9, 10, 11 01 19 (2,3) CLKO1 pulse width (measured a

46、t 1.5 V) tCW1VCC= 5.0 V, 33.34 MHz 9, 10, 11 02 14 ns VCC= 5.0 V, 25 MHz 9, 10, 11 01 9.5 (2A,3A) CLKO2 pulse width (measured at 1.5 V) tCW2VCC= 5.0 V, 33.34 MHz 9, 10, 11 02 7 ns VCC= 5.0 V, 25 MHz 9, 10, 11 01 2 (4,5) CLKO1 rise and fall times (Full drive) tCrf1VCC= 5.0 V, 33.34 MHz 9, 10, 11 02 2

47、 ns See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97607 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electr

48、ical performance characteristics - Continued. Test Symbol Conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min MaxAC ELECTRICAL SPECIFICATIONS CONTROL TIMING - Continued. 39/ VCC= 5.0 V, 25 MHz 9, 10, 11 01 2 (4A,5A) CLKO2 rise and fall times (Full drive)

49、 tCrf2VCC= 5.0 V, 33.34 MHz 9, 10, 11 02 2 ns (5B) EXTAL to CLKO1 Skew-PLL enabled (MF5) tEXTP1VCC= 5.0 V, 25 MHz and 33.34 MHz 9, 10, 11 All 40/ ns (5C) EXTAL to CLKO2 Skew-PLL enabled (MF5) tEXTP2VCC= 5.0 V, 25 MHz and 33.34 MHz 9, 10, 11 All 40/ ns (5D) CLKO1 to CLKO2 Skew tCSKWVCC= 5.0 V, 25 MHz and 33.34 MHz 9, 10, 11 Al

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1