DLA DSCC-VID-V62 04612 REV A-2010 MICROCIRCUIT DIGITAL IEEE 1394b THREE PORT CABLE TRANSCEIVER ARBITER MONOLITHIC SILICON.pdf

上传人:bowdiet140 文档编号:689111 上传时间:2018-12-30 格式:PDF 页数:11 大小:161.61KB
下载 相关 举报
DLA DSCC-VID-V62 04612 REV A-2010 MICROCIRCUIT DIGITAL IEEE 1394b THREE PORT CABLE TRANSCEIVER ARBITER MONOLITHIC SILICON.pdf_第1页
第1页 / 共11页
DLA DSCC-VID-V62 04612 REV A-2010 MICROCIRCUIT DIGITAL IEEE 1394b THREE PORT CABLE TRANSCEIVER ARBITER MONOLITHIC SILICON.pdf_第2页
第2页 / 共11页
DLA DSCC-VID-V62 04612 REV A-2010 MICROCIRCUIT DIGITAL IEEE 1394b THREE PORT CABLE TRANSCEIVER ARBITER MONOLITHIC SILICON.pdf_第3页
第3页 / 共11页
DLA DSCC-VID-V62 04612 REV A-2010 MICROCIRCUIT DIGITAL IEEE 1394b THREE PORT CABLE TRANSCEIVER ARBITER MONOLITHIC SILICON.pdf_第4页
第4页 / 共11页
DLA DSCC-VID-V62 04612 REV A-2010 MICROCIRCUIT DIGITAL IEEE 1394b THREE PORT CABLE TRANSCEIVER ARBITER MONOLITHIC SILICON.pdf_第5页
第5页 / 共11页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Update boilerplate paragraphs to current requirements. - PHN 10-01-19 Thomas M. Hess Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV A A A A A A A A A A A PAGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED B

2、Y Phu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing YY-MM-DD CHECKED BY Phu H. Nguyen TITLE MICROCIRCUIT, DIGITAL, IEEE 1394b THREE PORT CABLE TRANSCEIVER/ARBITER, MONOLITHIC SILICON 04-02-18 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG N

3、O. V62/04612 REV A PAGE 1 OF 11 AMSC N/A 5962-V024-10 .Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 2 1. SCOPE 1.1 Scope. This drawing document

4、s the general requirements of a high performance IEEE 1394b Three Port Cable transceiver/arbiter, with an operating temperature range of -40C to +85C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an ad

5、ministrative control number for identifying the item on the engineering documentation: V62/04612 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). 1/ Device type Generic Circuit function 01 TSB81BA3-EP IEEE 1394b Three Port Cable tra

6、nsceiver/arbiter 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 80 JEDEC MS-026 Plastic quad flatpack 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufactu

7、rer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings. 2/ Supply voltage range, (VDD) . -0.3 V to +4.0 V 3/ Input voltage range, (VI) . -0.5 V to VDD+ 0.5 V 3/ Output voltage range at any output, (VO) .

8、-0.5 V to VDD+ 0.5 V Continuous total power dissipation See dissipation rating table. Operating free air temperature, (TA) -40C to +85C Storage temperature range, (TSTG) -65C to +150C Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . +260C _ 1/ Users are cautioned to review the manufact

9、urers data manual for additional user information relating to these devices. 2/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those i

10、ndicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 3/ All voltage values, except differential I/O bus voltage, are with respect to network ground. Provided by IHSNot for ResaleNo reproduc

11、tion or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 3 Dissipation Rating Table Case outline TA 25C Power rating Derating Factor 4/ Above TA= 25C TA= 70C Power Rating TA= 85C Power Rating X 5

12、/ 5.05 W 52.5 mW/C 2.69 W 1.9 W X 6/ 3.05 W 31.7 mW/C 1.62 W 1.15 W X 7/ 2.01 W 20.3 mW/C 1.1 W 792 mW 1.4 Recommended operating conditions. 8/ Supply voltage range (3.3 VDD) Source power node +3.0 V to +3.6 V Non source power node 9/ . +3.0 V to +3.6 V Supply voltage, (1.8 VDD) +1.85 V to +2.05 V H

13、igh level input voltage, (VIH) LREQ, CTL0, CTL1, D0-D7, LCK +2.6 V Minimum LKON/DS2, PC0, PC1, PC2, PD, BMODE 0.7VDDMinimum RESETz . 0.6VDDMinimum Low level input voltage, (VIL) LREQ, CTL0, CTL1, D0-D7, LCK +1.2 V Maximum LKON/DS2, PC0, PC1, PC2, PD, BMODE 0.2VDDMaximum RESETz . 0.3VDDMaximum Output

14、 current, (IOL/OH) CTL0, CTL1, D0-D7, CAN, LKON/DS2, PINT and PCLK . -4.0 mA to +4.0 mA Output current, (IO) TPBIAS outputs -5.6 mA to 1.3 mA Maximum junction temperature, (TJ) 10/ RJA= 19C/W, TA= 85C +99.1C RJA= 31.5C/W, TA= 85C . +108.4C RJA= 49.2C/W, TA= 85C . +121.5C 1394b Differential input vol

15、tage, (VID) Cable inputs, during data reception . +200 mV to +800 mV 1394a Differential input voltage, (VID) Cable inputs, during data reception . +118 mV to +260 mV Cable inputs, during arbitration +168 mV to +265 mV 1394a Common mode input voltage, (VIC) TPB cable inputs, source power node . +0.47

16、06 V to 2.515 V TPB cable inputs, non source power node +0.4706 V to 2.015 V 9/ Power up reset time, (tpu) RESETz input . 2 ms Minimum 11/ Receiver input jitter TPA, TPB cable inputs, S100 operation 1.08 ns Maximum TPA, TPB cable inputs, S200 operation 0.5 ns Maximum TPA, TPB cable inputs, S400 oper

17、ation 0.315 ns Maximum Receive input skew Between TPA and TPB cable inputs, S100 operation 0.8 ns Maximum Between TPA and TPB cable inputs, S200 operation 0.55 ns Maximum Between TPA and TPB cable inputs, S400 operation 0.5 ns Maximum 4/ This is the inverse of the traditional junction to ambient the

18、rmal resistance (RJA). 5/ 2 oz. Trace and cooper pad with solder. 6/ 2 oz. Trace and cooper pad without solder. 7/ For more information, see manufacturer package application. 8/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer

19、 and/or distributor maintain no responsibility or liability for product used beyond the stated limits. 9/ For a node that does not source power; see Section 4.2.2.2 in IEEE 1394a-2000. 10/ See RJA values listed in thermal characteristics, table I. 11/ Timer after valid clock received at PHY XI input

20、 terminal. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 4 2. APPLICABLE DOCUMENTS IEEE Standard 1394b - IEEE Standard for High Speed Serial Bus

21、es Allowing Gigabit Signaling. (Applications for copies should be addressed to the Institute of Electrical and Electronic Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150 JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the El

22、ectronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or lo

23、go B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance

24、 characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1. 3.5.2 Term

25、inal connections. The terminal connections shall be as specified on figure 2. 3.5.3 Block diagrams. The block diagrams shall be as specified on figure 3. 3.5.4 Load test circuit. The load test circuit shall be as specified on figure 4. 3.5.5 Timing diagram. The timing diagram shall be as specified o

26、n figure 5-6. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Test conditions 3.

27、0 V VDD 3.6 V -40C TA 125C unless otherwise specified Limits Unit Min Max Driver Differential output voltage VOD56 , See figure 4 172 265 mV Drive difference current, TPA+, TPA-, TPB+, TPB- IDIFFDrivers enabled, speed signaling off -1.05 1/ 1.05 2/ mA Common mode speed signaling current, TPB+, TPB-

28、ISP200S200 speed signaling enabled -4.84 2/ -2.53 3/ mA Common mode speed signaling current, TPB+, TPB- ISP400S400 speed signaling enabled -12.4 2/ -8.10 3/ mA Off state differential voltage VOFFDrivers disabled, See figure 4 20 mV Receiver Differential impedance ZIDDrivers disabled 4 k 4 pF Common

29、mode impedance ZICDrivers disabled 20 k 24 pF Receiver input threshold voltage VTH-RDrivers disabled -30 30 mV Cable bias detect threshold, TPBx cable inputs VTH-CBDrivers disabled 0.6 1 V Positive arbitration comparator threshold voltage VTH+Drivers disabled 89 168 mV Negative arbitration comparato

30、r threshold voltage VTH-Drivers disabled -168 -89 mV Speed signal threshold VTH-SP200TPBIAS-TPA common mode voltage, drivers disabled. 49 131 mV Speed signal threshold VTH-SP400314 396 mV Device Supply current 3.3 VDDIDD4/ 120 Typ mA Supply current 1.8 VDD79 Typ Power status threshold, CPS input 4/

31、VTH400 k resistor 5/ 4.7 7.5 V High level output voltage, CTL0, CTL1, D0-D7, CNA, LKON/DS2, PCLK outputs. VOHVDD= 3.0 to 3,6 V, IOH= -4 mA 2.8 V Low level output voltage, CTL0, CTL1, D0-D7, CNA, LKON/DS2, PCLK outputs. VOLIOL= 4 mA 0.4 V Positive peak bus holder current, D0-D7, CTL0-CTL1, LREQ IBH+V

32、DD= 3.6 V, VI= 0 V to VDD0.05 1 mA Negative peak bus holder current, D0-D7, CTL0-CTL1, LREQ IBH-1.0 -0.05 Off state output current, CTL0, CTL1, D0-D7, CNA, LKON/DS2, I/Os IOZVO= VDDor 0 V 5 A Pullup current, RESETz input IIRSTVI= 1.5 V or 0 V -90 -20 A TPBIAS output voltage VOAt rated IOcurrent 1.66

33、5 2.015 V See notes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 6 TABLE I. Electrical performance characteristics - Continued

34、. 1/ Test Symbol Test conditions 3.0 V VDD 3.6 V -40C TA 125C unless otherwise specified Limits Unit Min Max Thermal characteristics Junction to free air thermal resistance RJA6/ 19.04 Typ C/W Junction to case thermal resistance RJC0.17 Typ Junction to free air thermal resistance RJA7/ 31.52 Typ Jun

35、ction to case thermal resistance RJC0.17 Typ Junction to free air thermal resistance RJA8/ 49.17 Typ Junction to case thermal resistance RJC3.11 Typ Switching characteristics TP differential rise time, transmit tr10% to 90%, At 1394 connector 0.5 1.2 ns TP differential fall time, transmit tf90% to 1

36、0%, At 1394 connector 0.5 1.2 Setup time, CTL0, CTL1, D1-D7, LREQ to PCLK 1394a-2000 tsu50% to 50% See figure 5 2.5 Hold time, CTL0, CTL1, D1-D7, LREQ after PCLK 1394a-2000 th0 Setup time, CTL0, CTL1, D1-D7, LREQ to LCLK 1394b tsu2.5 Hold time, CTL0, CTL1, D1-D7, LREQ after LCLK 1394b th0 Delay time

37、, PCLK to CTL0, CTL1, D1-D7, PINT 1394a-2000 and 1394b td50% to 50% See figure 6 0.5 7 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full tem

38、perature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Limits defined as algebraic sum of TPA+ and TPA- driver currents. Limits also apply to TPB+ and TPB- algebraic sum of d

39、river currents. 3/ Limits defined as absolute limit of each of TPB+ and TPB- driver currents. 4/ Repeat Max Packet (1 port receiving maximum size isochronous packet-8192 bytes, sent on every isochronous interval, s800, data value of 0xCCCCCCCCh; 2 ports repeating; all ports with beta mode connection

40、), VDD3.3= 3.3 V, VDD1.8= 1.95 V, TA= 25C. 5/ Measured at cable power side of resistor. 6/ Board mounted, no air flow, high conductivity manufacturer recommended test board, chip soldered or greased to thermal land with 2 oz. copper. 7/ Board mounted, no air flow, high conductivity manufacturer reco

41、mmended test board with thermal land but no solder or greased thermal connection to thermal land with 2 oz. copper. 8/ Board mounted, no air flow, high conductivity JEDEC test board with 1 oz. copper. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-D

42、EFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 7 Case X Dimensions Symbol Millimeters Symbol Millimeters Min Max Min Max A 1.20 D/E 13.80 14.20 A1 0.95 1.05 D1/E1 11.80 12.20 A2 0.25 TYP D2 9.50 TYP A3 0.05 0.15 e 0.50 BSC b 0.17 0.27 K 0.45 0.

43、75 c 0.13 NOM Notes: 1. All linear dimensions are in millimeters. 2. This drawing is subject to change without notice. 3. Body dimensions do not include mold flash or protrusions. 4. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is

44、electrically and thermally connected to the backside of the die and possibly selected leads. 5. Falls within JEDEC MO-026. FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A C

45、ODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 8 Case X Pin No. Terminal name Pin No. Terminal name Pin No. Terminal name Pin No. Terminal name 1 PINT 21 AGND 41 TPB0- 61 AGND 2 LKON/DS2 22 R1 42 TPB0+ 62 AGND 3 LREQ 23 R0 43 AGND 63 AVDD-3.34 DGND 24 AVDD-3.344 AVDD-3.364 DGND 5 PCLK 25 PLLGND 45

46、 TPA0- 65 DVDD-1.86 DVDD-3.326 RSVD 46 TPA0+ 66 PC0 7 LCLK 27 XI 47 TPBIAS0 67 PC1 8 DVDD-1.828 PLLGND 48 TPB1- 68 PC2 9 CTL0 29 PLLVDD-1.849 TPB1+ 69 DVDD-3.310 CTL1 30 PLLVDD-1.850 AGND 70 DVDD-3.311 D0 31 PLLVDD-3.351 AVDD-3.371 DVDD-1.812 D1 32 DS1 52 TPA1- 72 DGND 13 D2 33 DS0 53 TPA1+ 73 TESTW

47、 14 DGND 34 CPS 54 TPBIAS1 74 BMODE 15 D3 35 SE 55 TPB2- 75 RESETz 16 D4 36 SM 56 TPB2+ 76 DGND 17 D5 37 DVDD-1.857 AVDD-3.377 PD 18 DVDD-3.338 DGND 58 TPA2- 78 TESTM 19 D6 39 AVDD-3.359 TPA2+ 79 CAN 20 D7 40 AGND 60 TPBIAS2 80 LPS FIGURE 2. Terminal connections. Provided by IHSNot for ResaleNo repr

48、oduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04612 REV A PAGE 9 FIGURE 3. Block diagrams. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1