DLA DSCC-VID-V62 09604 REV A-2008 MICROCIRCUIT DIGITAL DUAL BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS MONOLITHIC SILICON.pdf

上传人:cleanass300 文档编号:689268 上传时间:2018-12-30 格式:PDF 页数:13 大小:129.49KB
下载 相关 举报
DLA DSCC-VID-V62 09604 REV A-2008 MICROCIRCUIT DIGITAL DUAL BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第1页
第1页 / 共13页
DLA DSCC-VID-V62 09604 REV A-2008 MICROCIRCUIT DIGITAL DUAL BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第2页
第2页 / 共13页
DLA DSCC-VID-V62 09604 REV A-2008 MICROCIRCUIT DIGITAL DUAL BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第3页
第3页 / 共13页
DLA DSCC-VID-V62 09604 REV A-2008 MICROCIRCUIT DIGITAL DUAL BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第4页
第4页 / 共13页
DLA DSCC-VID-V62 09604 REV A-2008 MICROCIRCUIT DIGITAL DUAL BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第5页
第5页 / 共13页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE APPROVED Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV REV STATUS OF PAGES PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Phu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing CHEC

2、KED BY Phu H. Nguyen APPROVED BY Thomas M. Hess TITLE MICROCIRCUIT, DIGITAL, DUAL BIT, DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS, MONOLITHIC SILICON SIZE A CODE IDENT. NO. 16236 DWG NO. V62/09604 YY MM DD 08-12-08 REV A PAGE 1 OF 13 AMSC N/A 5962-V009-09 P

3、rovided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance dual bit

4、dual supply bus transceiver with configurable voltage translation and 3-state outputs microcircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an

5、 administrative control number for identifying the item on the engineering documentation: V62/09604 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LVC2T45-EP Dual bit dual supply bus t

6、ransceiver with configurable voltage translation and 3-state outputs 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 8 JEDEC MO-187 Plastic small outline package 1.2.3 Lead finishes. The lead finishes are as specified below

7、 or other lead finishes as provided by the device manufacture: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER,

8、 COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 3 1.3 Absolute maximum ratings. 1/ Supply voltage range: VCCA-0.5 V to +6.5 V VCCB-0.5 V to +6.5 V Input voltage range, (VI) . -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high impedance or power-off st

9、age, (VO) . -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high or slow state, (VO): 2/ 3/ A port . -0.5 V to VCCA+ 0.5 V B port . -0.5 V to VCCB+ 0.5 V Input clamp current, (IIK) (VI 0) -50 mA Output clamp current, (IOK) (VO 0) . -50 mA Continuous output current, (IO) . 50 mA Contin

10、uous current through VCCor GND 100 mA Package thermal impedance (JA) 220C/W 4/ Storage temperature range, (TSTG) -65C to +150C Typical total static power consumption (ICCA+ ICCB) VCCAVCCB0 V 1.8 V 2.5 V 3.3 V 5 V Unit 0 V 0 1 1 1 1 1.8 V 1 2 2 2 2 2.5 V 1 2 2 2 2 3.3 V 1 2 2 2 2 5 V 1 2 2 2 2 A 1/ S

11、tresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to abs

12、olute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output negative voltage ratings may exceeded if the input and output current ratings are observed. 3/ The value of VCCis provided in the recommended operating conditions table. 4/ The package thermal

13、impedance is calculated in accordance with JESD 51-7. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 4 1.4 Recommended operating conditions. 5/ 6/

14、7/ VCCIVCCOMin Max VCCA1.65 5.5 Supply voltage VCCB1.65 5.5 1.65 V to 1.95 V VCCIx 0.65 2.3 V to 2.7 V 1.7 3 V to 3.6 V 2 High level input voltage, (VIH) Data input 8/ 4.5 V to 5.5 V VCCIx 0.7 1.65 V to 1.95 V VCCIx 0.35 2.3 V to 2.7 V 0.7 3 V to 3.6 V 0.8 Low level input voltage, (VIL) Data input 8

15、/ 4.5 V to 5.5 V VCCIx 0.3 1.65 V to 1.95 V VCCAx 0.65 2.3 V to 2.7 V 1.7 3 V to 3.6 V 2 High level input voltage, (VIH) DIR (referenced to VCCA) 9/ 4.5 V to 5.5 V VCCAx 0.7 1.65 V to 1.95 V VCCAx 0.35 2.3 V to 2.7 V 0.7 3 V to 3.6 V 0.8 Low level input voltage, (VIL) DIR (referenced to VCCA) 9/ 4.5

16、 V to 5.5 V VCCAx 0.3 Input voltage, (VI) 0 5.5 Output voltage, (VOVCCOV 1.65 V to 1.95 V -4 2.3 V to 2.7 V -8 3 V to 3.6 V -24 High level output current, (IOH) 4.5 V to 5.5 V -32 1.65 V to 1.95 V 4 2.3 V to 2.7 V 8 3 V to 3.6 V 24 Low level output current, (IOL) 4.5 V to 5.5 V 32 mA 1.65 V to 1.95

17、V 20 2.3 V to 2.7 V 20 3 V to 3.6 V 10 Data input 4.5 V to 5.5 V 5 Input transition rise or fall rate (t/v) Control input 1.65 V to 1.95 V 5 ns/V Operating free air temperature, TA-55 125 C _ 5/ VCCIis the VCCassociated with the input port. 6/ VCCOis the VCCassociated with the output port. 7/ All un

18、used data inputs of the device must be held at VCCI or GND to ensure proper device operation. Refer to the manufacturer data for more information. 8/ For VCCIvalues not specified in the data sheet, VIHmin = VCCIx 0.7 V, VILmax = VCCIx 0.3 V 9/ For VCCIvalues not specified in the data sheet, VIHmin =

19、 VCCAx 0.7 V, VILmax = VCCAx 0.3 V Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 5 2. APPLICABLE DOCUMENTS JEDEC PUB 95 Registered and Standard Ou

20、tlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industry Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number

21、as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristic

22、s. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outli

23、ne. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Logic diagram. The logic diagram shall be as shown in figure 3. 3.5.4 Function table. The function table shall be as shown in figure 4. 3.5.5 Load c

24、ircuit and voltage waveforms. The load circuit and timing waveforms shall be as specified in figure 5. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PA

25、GE 6 TABLE I. Electrical performance characteristics. 1/ 2/ 3/ TA= 25C -55C to +125C Test Symbol Conditions 4/ unless otherwise specified VCCAVCCBMin Max Min Max Unit IOH= -100 A 1.65 V to 4.5 V 1.65 V to 4.5 V VCCO 0.1 IOH= -4 mA 1.65 V 1.65 V 1.2 IOH= -8 mA 2.3 V 2.3 V 1.7 IOH= -24 mA 3 V 3 V 2.4

26、High level output voltage VOHIOH= -32 mA 4.5 V 4.5 V 3.8 IOL= 100 A 1.65 V to 4.5 V 1.65 V to 4.5 V 0.1 IOL= 4 mA 1.65 V 1.65 V 0.45 IOL= 8 mA 2.3 V 2.3 V 0.3 IOL= 24 mA 3 V 3 V 0.55 Low level output voltage VOLIOL= 32 mA 4.5 V 4.5 V 0.55 V Input current DIR IIVI= VCCAor GND 1.65 V to 4.5 V 1.65 V t

27、o 4.5 V 1 2 A A port 0 V 0 V to 5.5 V 1 9 Input/output power off leakage current B port IoffVIor VO= 0 to 5.5 V 0 V to 5.5 V 0 V 1 9 A High impedance state output current A or B port IOZ VO= VCCOor GND 1.65 V to 5.5 V 1.65 V to 5.5 V 1 9 A 1.65 V to 5.5 V 1.65 V to 5.5 V 4 5 V 0 V 2 ICCA0 V 5 V -12

28、A 1.65 V to 5.5 V 1.65 V to 5.5 V 4 5 V 0 V -12 Quiescent supply current ICCBVI= VCCIor GND, IO= 0 0 V 5 V 2 A 5/ ICCA + ICCBVI= VCCIor GND, IO= 0 1.65 V to 5.5 V 1.65 V to 5.5 V 4 A A port One A port at VCCA 0.6 V, DIR at VCCA, B port = open 50 Quiescent supply current delta DIR ICCADIR at VCCA 0.6

29、 V, B port = open, A port at VCCAor GND 3 V to 5.5 V 3 V to 5.5 V 50 A Quiescent supply current delta B port ICCBOne B port at VCCB 0.6 V, DIR at GND, A port = open 3 V to 5.5 V 3 V to 5.5 V 50 A Input capacitance Control inputs CiVI= VCCAor GND 3.3 V 2.5 TYP Input/output capacitance A or B ports Ci

30、OVO= VCCA/Bor GND 3.3 V 6 TYP pF See footnote at end of the table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 7 TABLE I. Electrical performance

31、 characteristics - Continued. VCCB= 1.8 V 0.15 V VCCB= 2.5 V 0.2 V VCCB= 3.3 V 0.3 V VCCB= 5 V 0.5 V Test Symbol Conditions VCCA= 1.8 V 0.15 V 4/ unless otherwise specified Min Max Min Max Min Max Min Max Unit tPLH3 21.7 2.2 14.3 1.7 12.3 1.4 11.2 Propagation delay time from input A to output B tPHL

32、2.8 28.3 2.2 12.5 1.8 11.1 1.7 11 tPLH21.7 2.3 20 2.1 19.5 1.9 19.1 Propagation delay time from input B to output A tPHL2.8 18.3 2.1 16.9 2 16.6 1.8 16.2 tPHZ10.6 34.9 10.3 34.5 10.5 34.5 10.7 33.3 Disable time from input DIR to output A tPLZ7.3 23.7 7.5 23.6 7.5 23.5 7 23.4 tPHZ10 31.9 8.4 18.9 6.5

33、 15.3 4.1 12.6 Disable time from input DIR to output B tPLZ6.5 23.5 7.2 16.6 4.3 13.7 2.1 11.1 tPZH45.2 36.6 33.2 30.2 Enable time from input DIR to output A 6/ tPZL50.2 35.8 31.9 28.8 tPZH45.4 37.9 35.8 34.6 Enable time from input DIR to output B 6/ tPZLSee figure 5 53.2 47 45.6 44.3 ns VCCB= 1.8 V

34、 0.15 V VCCB= 2.5 V 0.2 V VCCB= 3.3 V 0.3 V VCCB= 5 V 0.5 V Test Symbol Conditions VCCA= 2.5 V 0.2 V 4/ unless otherwise specified Min Max Min Max Min Max Min Max Unit tPLH2.3 20 1.5 12.5 1.3 10.4 1.1 9.1 Propagation delay time from input A to output B tPHL2.1 16.9 1.4 11.5 1.3 9.4 0.9 8.6 tPLH2.2 1

35、4.3 1.5 12.5 1.4 1 1 11.5 Propagation delay time from input B to output A tPHL12.5 1.4 11.5 1.3 11 0.9 10.2 tPHZ6.6 21.1 7.1 20.8 6.8 20.8 5.2 20.5 Disable time from input DIR to output A tPLZ5.3 16.6 5.2 16.5 4.9 16.3 4.8 16.3 tPHZ10.7 31.9 8.1 17.9 5.8 14.5 3.5 11.6 Disable time from input DIR to

36、output B tPLZ7.8 22.9 6.2 15.2 3.6 12.9 1.4 1.2 tPZH37.2 27.7 24.9 21.7 Enable time from input DIR to output A 6/ tPZL44.4 29.4 25.5 21.8 tPZH26.6 29 26.7 25.4 Enable time from input DIR to output B 6/ tPZLSee figure 5 38 32.3 30.2 29.1 ns See footnote at end of table. Provided by IHSNot for ResaleN

37、o reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 8 TABLE I. Electrical performance characteristics - Continued. VCCB= 1.8 V 0.15 V VCCB= 2.5 V 0.2 V VCCB= 3.3 V 0.3 V VCCB= 5 V 0.

38、5 V Test Symbol Conditions VCCA= 3.3 V 0.3 V 4/ unless otherwise specified Min Max Min Max Min Max Min Max Unit tPLH2.1 19.5 1.4 12 0.7 9.6 0.7 8.4 Propagation delay time from input A to output B tPHL2 16.6 1.3 11 0.8 9 0.7 8 tPLH1.7 12.3 1.3 10.4 0.7 9.8 0.6 9.4 Propagation delay time from input B

39、to output A tPHL1.8 11.1 1.3 9.4 0.8 9 0.7 8.5 tPHZ5 14.9 5.1 14.8 5 14.8 5 14.4 Disable time from input DIR to output A tPLZ3.4 12.4 3.7 12.4 3.9 12.1 3.3 11.8 tPHZ11.2 31.3 8 17.7 5.8 14.4 2.9 11.4 Disable time from input DIR to output B tPLZ9.4 21.7 5.6 15.3 4.3 12.3 1 9.6 tPZH34 25.7 22.1 19 Ena

40、ble time from input DIR to output A 6/ tPZL42.4 27.1 23.4 19.9 tPZH31.9 24.4 21.9 20.2 Enable time from input DIR to output B 6/ tPZLSee figure 5 31.5 25.8 23.8 22.4 ns VCCB= 1.8 V 0.15 V VCCB= 2.5 V 0.2 V VCCB= 3.3 V 0.3 V VCCB= 5 V 0.5 V Test Symbol Conditions VCCA= 5 V 0.5 V 4/ unless otherwise s

41、pecified Min Max Min Max Min Max Min Max Unit tPLH1.9 19.1 1 11.5 0.6 9.4 0.5 7.9 Propagation delay time from input A to output B tPHL1.8 16.2 0.9 10.2 0.7 8.5 0.5 7.5 tPLH1.4 11.2 1 9.1 0.7 8.4 0.5 7.9 Propagation delay time from input B to output A tPHL1.7 11 0.9 8.6 0.7 8 0.5 7.5 tPHZ2.9 12.2 2.9

42、 11.9 2.8 11.9 2.2 11.8 Disable time from input DIR to output A tPLZ1.4 10.9 1.3 10.7 0.7 10.7 0.7 10.6 tPHZ11.2 30.1 7.2 17.9 5.8 14.1 1.3 11.3 Disable time from input DIR to output B tPLZ8.4 20.9 5 15 4 11.7 1 9.6 tPZH32.1 24.1 20.1 18.5 Enable time from input DIR to output A 6/ tPZL41.1 26.5 22.1

43、 18.8 tPZH30 22.2 20.1 18.5 Enable time from input DIR to output B 6/ tPZLSee figure 5 28.4 22.1 22.4 19.3 ns See footnote at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDE

44、NT NO. 16236 DWG NO. V62/09604 REV PAGE 9 TABLE I. Electrical performance characteristics - Continued. VCCA= 1.8 V VCCB= 1.8 V VCCA= 2.5 V VCCB= 2.5 V VCCA= 3.3 V VCCB= 3.3 V VCCA= 5 V VCCB= 5 V Test Symbol Conditions TA= 25C unless otherwise specified TYP TYP TYP TYP Unit A-port input, B-port outpu

45、t 3 4 4 4 Power dissipation capacitance per transceiver B-port input, A-port output CpdA18 19 20 21 A-port input, B-port output 18 19 20 21 Power dissipation capacitance per transceiver B-port input, A-port output CpdB3 4 4 4 pF 1. Testing and other quality control techniques are used to the extent

46、deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characteriza

47、tion and/or design. 2. VCCOis the VCC associated with the output port. 3. VCCIis the VCC associated with the input port. 4. Over recommended operating free air temperature range. 5. See typical total static power consumption in section 1.3 herein. 6. The enable time is a calculated value, derived us

48、ing the formula shown in the enable times section of the manufacturer data. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/09604 REV PAGE 10 Case X Dimensions Symbols Min Max S

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1