DLA DSCC-VID-V62 12666-2012 MICROCIRCUIT LINEAR CMOS ULTRALOW NOISE 200 mA LINEAR REGULATOR MONOLITHIC SILICON.pdf

上传人:孙刚 文档编号:689376 上传时间:2018-12-30 格式:PDF 页数:11 大小:107.63KB
下载 相关 举报
DLA DSCC-VID-V62 12666-2012 MICROCIRCUIT LINEAR CMOS ULTRALOW NOISE 200 mA LINEAR REGULATOR MONOLITHIC SILICON.pdf_第1页
第1页 / 共11页
DLA DSCC-VID-V62 12666-2012 MICROCIRCUIT LINEAR CMOS ULTRALOW NOISE 200 mA LINEAR REGULATOR MONOLITHIC SILICON.pdf_第2页
第2页 / 共11页
DLA DSCC-VID-V62 12666-2012 MICROCIRCUIT LINEAR CMOS ULTRALOW NOISE 200 mA LINEAR REGULATOR MONOLITHIC SILICON.pdf_第3页
第3页 / 共11页
DLA DSCC-VID-V62 12666-2012 MICROCIRCUIT LINEAR CMOS ULTRALOW NOISE 200 mA LINEAR REGULATOR MONOLITHIC SILICON.pdf_第4页
第4页 / 共11页
DLA DSCC-VID-V62 12666-2012 MICROCIRCUIT LINEAR CMOS ULTRALOW NOISE 200 mA LINEAR REGULATOR MONOLITHIC SILICON.pdf_第5页
第5页 / 共11页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE APPROVED Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV PAGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY RICK OFFICER DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil/ Original da

2、te of drawing YY-MM-DD CHECKED BY RAJESH PITHADIA TITLE MICROCIRCUIT, LINEAR, CMOS, ULTRALOW NOISE, 200 mA, LINEAR REGULATOR, MONOLITHIC SILICON 12-12-12 APPROVED BY CHARLES F. SAFFLE SIZE A CODE IDENT. NO. 16236 DWG NO. V62/12666 REV PAGE 1 OF 11 AMSC N/A 5962-V013-13 Provided by IHSNot for ResaleN

3、o reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance CMOS, ultralow noise, 200 mA, linear regulator m

4、icrocircuit, with an operating temperature range of -55C to +125C. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentatio

5、n: V62/12666 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 ADP151 CMOS, ultralow noise, 200 mA, linear regulator 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outlin

6、e letter Number of pins JEDEC PUB 95 Package style X 5 MO-193-AB Small outline package 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E

7、Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 3 1.3 Absolute maximum ratings. 1/ Regulator input supply (VIN) to ground (GND) .

8、 -0.3 V to +6.5 V Regulator output voltage (VOUT) to GND . -0.3 V to VINEnable input (EN) to GND -0.3 V to +6.5 V Storage temperature range (TSTG) -65C to +150C Operating junction temperature range (TJ) -55C to +125C 1.4 Recommended operating conditions. 2/ Operating free-air temperature range (TA)

9、. -55C to +125C Input and output capacitance (CMIN) . 0.7 F 3/ Capacitor equivalent series resistance (RESR) 0.001 to 0.2 1.5 Thermal characteristics. Thermal resistance, junction to ambient (JA) 174C/W Thermal resistance, junction to board (JB) . 43C/W 1/ Stresses beyond those listed under “absolut

10、e maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extende

11、d periods may affect device reliability. 2/ Use of this product beyond the manufacturers design rules or stated parameters is done at the users risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. 3/ The minimum input and output

12、 capacitance should be greater than 0.7 F over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacito

13、rs are not recommended for use with any LDO. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 4 2. APPLICABLE DOCUMENTS JEDEC Solid State Technology Associatio

14、n JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices (Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http:/www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and

15、legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (i

16、f applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are a

17、s specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LA

18、ND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions 2/Temperature, TADevice type Limits Unit Min Max Input voltage range VIN-55C to +125C 01 2.2 5.5 V Operating supply current IGNDIOUT= 0 A

19、 +25C 01 10 typical A -55C to +125C 20 IOUT= 100 A +25C 20 typical -55C to +125C 40 IOUT= 10 mA +25C 60 typical -55C to +125C 90 IOUT= 200 mA +25C 265 typical -55C to +125C 350 Shutdown current IGND-SD+25C 01 0.2 typical A -55C to +125C 1.0 Output voltage accuracy VOUTIOUT= 10 mA +25C 01 -1 +1 % VOU

20、T 1.8 V, 100 A IOUT 200 mA, VIN= (VOUT+ 0.4 V) to 5.5 V -55C to +125C -3 +3 VOUT 1.8 V, 100 A IOUT 200 mA, VIN= (VOUT+ 0.4 V) to 5.5 V -2.5 +3 Line regulation VOUT/ VINVIN= (VOUT+ 0.4 V) to 5.5 V -55C to +125C 01 -0.05 +0.05 %/V Load regulation 3/ VOUT/ VOUT 1.8 V, +25C 01 0.006 typical %/mA IOUTIOU

21、T= 100 A to 200 mA -55C to +125C 0.012 VOUT 1.8 V, +25C 0.003 typical IOUT= 100 A to 200 mA -55C to +125C 0.008 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO.

22、16236 DWG NO. V62/12666 REV PAGE 6 TABLE I. Electrical performance characteristics Continued. 1/ Test Symbol Conditions 2/Temperature, TADevice type Limits Unit Min Max Dropout voltage 4/ VDROPOUTIOUT= 10 mA +25C 01 10 typical mV -55C to +125C 30 IOUT= 200 mA +25C 150 typical -55C to +125C 230 Start

23、 up time 5/ tSTART-UPVOUT= 3.3 V +25C 01 180 typical s Current limit 6/ threshold ILIMIT0C to +125C 01 220 400 mA Undervoltage lockout input voltage rising UVLORISE-55C to +125C 01 1.96 V Undervoltage lockout input voltage falling UVLOFALL-55C to +125C 01 1.28 V Undervoltage lockout hysteresis UVLOH

24、YS-55C to +125C 01 120 typical mV Thermal shutdown threshold TSSDTJrising 01 150 typical C Thermal shutdown hysteresis TSSD-HYS01 15 typical C Enable (EN) logic high VIH2.2 V VIN 5.5 V +25C 01 1.2 V Enable (EN) logic low VIL2.2 V VIN 5.5 V +25C 01 0.4 V Enable (EN) pull down resistance RENVIN= VEN=

25、5.5 V +25C 01 2.6 typical M Output noise OUTNOISEVOUT= 3.3 V, 10 Hz to 100 kHz, VIN= 5 V +25C 01 9 typical V rms VOUT= 2.5 V, 10 Hz to 100 kHz, VIN= 5 V 9 typical VOUT= 1.1 V, 10 Hz to 100 kHz, VIN= 5 V 9 typical See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networki

26、ng permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 7 TABLE I. Electrical performance characteristics Continued. 1/ Test Symbol Conditions 2/Temperature, TADevice type Limits Unit Min Max Power supply rejection ratio P

27、SRR VIN= VOUT+ 0.5 V, 10 kHz, VIN= 3.8 V, VOUT= 3.3 V, IOUT= 10 mA +25C 01 70 typical dB VIN= VOUT+ 0.5 V, 100 kHz, VIN= 3.8 V, VOUT= 3.3 V, IOUT= 10 mA 55 typical VIN= VOUT+ 1 V, 10 kHz, VIN= 4.3 V, VOUT= 3.3 V, IOUT= 10 mA 70 typical VIN= VOUT+ 1 V, 100 kHz, VIN= 4.3 V, VOUT= 3.3 V, IOUT= 10 mA 55

28、 typical VIN= VOUT+ 1 V, 10 kHz, VIN= 2.2 V, VOUT= 1.1 V, IOUT= 10 mA 70 typical VIN= VOUT+ 1 V, 100 kHz, VIN= 2.2 V, VOUT= 1.1 V, IOUT= 10 mA 55 typical 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperatu

29、re range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Unless otherwise specified, VIN= (VOUT+ 0.4 V) or 2.

30、2 V, whichever is greater; EN = VIN, IOUT= 10 mA, CIN= COUT= 1 F, TA= +25C. 3/ Based on an end point calculation using 0.1 mA and 200 mA loads. See figure 3 for typical load regulation performance for loads less than 1 mA 4/ Dropout voltage is defined as the input to output voltage differential when

31、 the input voltage is set to the nominal output voltage. This applies only for output voltages above 2.2 V. 5/ Start up time is defined as the time between the rising edge of EN and VOUTbeing at 90% of its nominal value. 6/ Current limit threshold is defined as the current at which the output voltag

32、e drop to 90% of the specified typical value. For example, the current limit for a 3.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V (that is 2.7 V). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

33、DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 8 Case X FIGURE 1. Case outline. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/

34、12666 REV PAGE 9 Case X Symbol Dimensions Inches Millimeters Min Max Min Max A .027 .035 0.70 0.90 A1 - .003 - 0.10 A2 - .039 - 1.00 b .011 .019 0.30 0.50 c .003 .007 0.08 0.20 D .114 BSC 2.90 BSC E .062 BSC 1.60 BSC E1 .110 BSC 2.80 BSC e 0.037 BSC 0.95 BSC e1 0.074 BSC 1.90 BSC L .011 .023 0.30 0.

35、60 NOTES: 1. Controlling dimensions are millimeter, inch dimensions are given for reference only. 2. Falls within reference to JEDEC MO-193-AB with exception of package height and thickness. FIGURE 1. Case outline - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted with

36、out license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 10 Device type 01 Case outline X Terminal number Terminal symbol Description 1 VINRegulator input supply. Bypass VINto GND with a 1 F or greater capacitor. 2 GND Ground. 3 EN Enable i

37、nput. Drive EN high to turn on the regulator; derive EN low to turn off the regulator. For automatic startup, connect EN to VIN. 4 NC No connect. Do not connect this pin. 5 VOUTRegulated output voltage. Bypass VOUTto GND with a 1 F or greater capacitor. FIGURE 2. Terminal connections. FIGURE 3. Outp

38、ut voltage versus load current. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DLA LAND AND MARITIME COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/12666 REV PAGE 11 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is res

39、ponsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR DELIV

40、ERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.

41、2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Ident

42、ification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http:/www.landandmaritime.dla.mil/Programs/Smcr/

43、. Vendor item drawing administrative control number 1/ Device manufacturer CAGE code Vendor part number V62/12666-01XE 24355 ADP151TUJZ3.3-EPR2 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation. CAGE code Source of supply 24355 Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: Raheen Business Park Limerick, Ireland Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1