DLA SMD-5962-05209 REV A-2012 MICROCIRCUIT HYBRID LINEAR 64 CHANNEL ANALOG MULTIPLEXER.pdf

上传人:outsidejudge265 文档编号:698323 上传时间:2019-01-02 格式:PDF 页数:19 大小:303.05KB
下载 相关 举报
DLA SMD-5962-05209 REV A-2012 MICROCIRCUIT HYBRID LINEAR 64 CHANNEL ANALOG MULTIPLEXER.pdf_第1页
第1页 / 共19页
DLA SMD-5962-05209 REV A-2012 MICROCIRCUIT HYBRID LINEAR 64 CHANNEL ANALOG MULTIPLEXER.pdf_第2页
第2页 / 共19页
DLA SMD-5962-05209 REV A-2012 MICROCIRCUIT HYBRID LINEAR 64 CHANNEL ANALOG MULTIPLEXER.pdf_第3页
第3页 / 共19页
DLA SMD-5962-05209 REV A-2012 MICROCIRCUIT HYBRID LINEAR 64 CHANNEL ANALOG MULTIPLEXER.pdf_第4页
第4页 / 共19页
DLA SMD-5962-05209 REV A-2012 MICROCIRCUIT HYBRID LINEAR 64 CHANNEL ANALOG MULTIPLEXER.pdf_第5页
第5页 / 共19页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Added footnote 1 to table II, under group C end-point electricals. Updated drawing paragraphs. -sld 12-01-19 Charles F. Saffle REV SHEET REV A A A A SHEET 15 16 17 18 REV STATUS REV A A A A A A A A A A A A A A OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10

2、 11 12 13 14 PMIC N/A PREPARED BY Steve Duncan DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil/ STANDARD MICROCIRCUIT DRAWING CHECKED BY Greg Cecil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Raymond Monnin MICROCIRCUIT, HYBRID, LINEAR, 64 CHANN

3、EL, ANALOG MULTIPLEXER AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 05-03-03 AMSC N/A REVISION LEVEL A SIZE A CAGE CODE 67268 5962-05209 SHEET 1 OF 18 DSCC FORM 2233 APR 97 5962-E058-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,

4、-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-05209 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents five product assurance classes as defined in paragraph 1.2.3 and MIL-PRF-38534. A choice of case outlines and l

5、ead finishes which are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN. 1.2 PIN. The PIN shall be as shown in the following example: 5962 - 05209 01 K X C Federal RHA Device Device Case Lead

6、 stock class designator type class outline finish designator (see 1.2.1) (see 1.2.2) designator (see 1.2.4) (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 Radiation hardness assurance (RHA) designator. RHA marked devices shall meet the MIL-PRF-38534 specified RHA levels and shall be marked with th

7、e appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 ACT8504 64 channel analog multiplexer, high impedance analog input with ESD protection and Mux output

8、 monitor function 02 ACT8505 64 channel analog multiplexer, high impedance analog input with Mux output monitor function 1.2.3 Device class designator. This device class designator shall be a single letter identifying the product assurance level. All levels are defined by the requirements of MIL-PRF

9、-38534 and require QML Certification as well as qualification (Class H, K, and E) or QML Listing (Class G and D). The product assurance levels are as follows: Device class Device performance documentation K Highest reliability class available. This level is intended for use in space applications. H

10、Standard military quality class level. This level is intended for use in applications where non-space high reliability devices are required. G Reduced testing version of the standard military quality class. This level uses the Class H screening and In-Process Inspections with a possible limited temp

11、erature range, manufacturer specified incoming flow, and the manufacturer guarantees (but may not test) periodic and conformance inspections (Group A, B, C, and D). E Designates devices which are based upon one of the other classes (K, H, or G) with exception(s) taken to the requirements of that cla

12、ss. These exception(s) must be specified in the device acquisition document; therefore the acquisition document should be reviewed to ensure that the exception(s) taken will not adversely affect system performance. D Manufacturer specified quality class. Quality level is defined by the manufacturers

13、 internal, QML certified flow. This product may have a limited temperature range. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-05209 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 3

14、 DSCC FORM 2234 APR 97 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style X See figure 1 96 Ceramic quad flat pack 1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38534. 1.3 Ab

15、solute maximum ratings. 1/ Positive supply voltage between +VCC and GND . +20 V dc Negative supply voltage between -VEE and GND . -20 V dc VREF to GND . +20 V dc Digital input overvoltage range: VEN (pins 5, 6, 91, and 92) ( VREF + 4)V, ( GND - 4)V VA (pins 1, 3, 93, and 95) ( VREF + 4)V, ( GND - 4)

16、V VB (pins 2, 4, 94, and 96) ( VREF + 4)V, ( GND - 4)V Analog input overvoltage range . -18 V dc VS +18 V dc Power dissipation (PD) . 100 mW Thermal resistance junction-to-case (JC) 5.5C/W 2/ Storage temperature -55C to +150C Lead temperature (soldering, 10 seconds) +300C 1.4 Recommended operating c

17、onditions. Positive supply voltage (+VCC) 3/ . +15 V dc Negative supply voltage (-VEE) 3/ . -15 V dc VREF 3/ +5 V dc Logic low level voltage (VAL) +0.8 V dc Logic high level voltage (VAH) +4.0 V dc Case operating temperature range (TC). -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specificat

18、ion, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-3853

19、4 - Hybrid Microcircuits, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard for Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-

20、HDBK-780 - Standard Microcircuit Drawings. 1/ Stresses above the absolute maximum ratings may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Based on the maximum power dissipation spread over all five die. 3/ Supply v

21、oltages must be applied simultaneously or with the +5 V reference supply first and then the 15 V supplies. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-05209 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

22、 REVISION LEVEL A SHEET 4 DSCC FORM 2234 APR 97 (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a confli

23、ct between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item perf

24、ormance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 shall include the performance of all tests herein or as designated in the device manufacturers Quality Management (QM) plan or as designated for the applicable device cl

25、ass. The manufacturer may eliminate, modify or optimize the tests and inspections herein, however the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class. In addition, the modification in the QM plan shall not affect the form, fit, or function of the dev

26、ice for the applicable device class. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1. 3.2.2 Termina

27、l connections. The terminal connections shall be as specified on figure 2. 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3. 3.2.4 Switching waveform(s). The switching waveform(s) shall be as specified on figure 4. 3.2.5 Block diagram. The block diagram shall be as specifie

28、d on figure 5. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range. 3.4 Electrical test requirements. The electrical test requirements

29、 shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking of device(s). Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers vendor

30、similar PIN may also be marked. 3.6 Data. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each devi

31、ce type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DLA Land and Maritim

32、e -VA) upon request. 3.7 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DLA Land and Maritime -VA shall affirm that the manufacturers product meets the perform

33、ance requirements of MIL-PRF-38534 and herein. 3.8 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing. Provided by IHSNot for ResaleNo reproduction or networking permitted without license fr

34、om IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-05209 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions 1/ 2/ -55C TC +125C unless otherwise specified Group A subgroups Device ty

35、pe Limits Unit Min Max Supply currents +ICC VEN(0-63) = VA(0-3)A = VA(0-1)C = 0 1,2,3 01,02 0.25 2.5 mA -ICC VEN(0-63) = VA(0-3)A = VA(0-1)C = 0 1,2,3 01,02 -2.5 -0.25 mA +ISBY VEN(0-63) = 4 V, VA(0-3)A = VA(0-1)C = 0 3/ 1,2,3 01,02 0.25 2.5 mA -ISBY VEN(0-63) = 4 V, VA(0-3)A = VA(0-1)C = 0 3/ 1,2,3

36、 01,02 -2.5 -0.25 mA Address input currents IAL(0-1)C VA = 0 V 2/ 1,2,3 01,02 -1 1 A IAH(0-1)C VA = 5 V 2/ 1,2,3 01,02 -1 1 A IAL(0-3)A VA = 0 V 2/ 1,2,3 01,02 -4 4 A IAH(0-3)A VA = 5 V 2/ 1,2,3 01,02 -4 4 A Enable input current IENL(0-15) VEN(0-15) = 0 V 1,2,3 01,02 -1 1 A IENH(0-15) VEN(0-15) = 5

37、V 1,2,3 01,02 -1 1 A IENL(16-31) VEN(0-15) = 0 V 1,2,3 01,02 -1 1 A IENH(16-31) VEN(0-15) = 5 V 1,2,3 01,02 -1 1 A IENL(32-47), IENL(MuxMon) VEN(0-15) = 0 V 1,2,3 01,02 -2 2 A IENH(32-47), IENH(MuxMon) VEN(0-15) = 5 V 1,2,3 01,02 -2 2 A IENL(48-63) VEN(0-15) = 0 V 1,2,3 01,02 -1 1 A IENH(48-63) VEN(

38、0-15) = 5 V 1,2,3 01,02 -1 1 A See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-05209 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 6 DSCC FORM 2234 APR

39、97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ 2/ -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max Positive input leakage current (CH0-CH63) +ISOFFOUTPUT(ALL) VIN = +10 V, VEN = 4 V, output and all unused inputs = -

40、10 V 4/ 5/ 1,2,3 01 -100 +700 nA 02 -100 +200 +ISOFFCURRENT(ALL) VIN = +10 V, VEN = 4 V, output and all unused inputs = -10 V 4/ 5/ 1,2,3 01 -100 +700 nA 02 -100 +200 Negative input leakage current (CH0-CH63) -ISOFFOUTPUT(ALL) VIN = -10 V, VEN = 4 V, output and all unused inputs = +10 V 4/ 5/ 1,2,3

41、01 -100 +700 nA 02 -100 +200 -ISOFFCURRENT(ALL) VIN = -10 V, VEN = 4 V, output and all unused inputs = +10 V 4/ 5/ 1,2,3 01 -100 +700 nA 02 -100 +200 Output leakage current outputs (pins 25, 26, 68, 69, and 70 3/ - applies to pin 69 (Mux Monitor) only +IDOFFOUTPUT(ALL) VIN = +10 V, VEN = 4 V, output

42、 and all unused inputs = -10 V 5/ 6/ 1,2,3 01,02 -100 +100 nA +IDOFFCURRENT(ALL) VIN = +10 V, VEN = 4 V, output and all unused inputs = -10 V 5/ 6/ 1,2,3 01,02 -100 +100 nA -IDOFFOUTPUT(ALL) VIN = -10 V, VEN = 4 V, output and all unused inputs = +10 V 5/ 6/ 1,2,3 01,02 -100 +100 nA -IDOFFCURRENT(ALL

43、) VIN = -10 V, VEN = 4 V, output and all unused inputs = +10 V 5/ 6/ 1,2,3 01,02 -100 +100 nA Input clamped voltage (CH0-CH63) +VCLMP(0-63) VEN = 4 V, all unused inputs are open 5/ 1 01 18.0 23.0 V 2 18.0 23.5 3 17.5 22.5 -VCLMP(0-63) VEN = 4 V, all unused inputs are open 5/ 1 01 -23.0 -18.0 V 2 -23

44、.5 -18.0 3 -22.5 -17.5 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-05209 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 7 DSCC FORM 2234 APR 97 TABLE

45、 I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ 2/ -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max Switch ON resistance outputs (pins 25, 26, 68, 69, and 70) RDS(ON)(0-63) VIN = +15 V, VEN = 0.8 V, IOUT = -1 mA 4/ 5/ 7/ 1,2

46、,3 01,02 500 3000 RDS(ON)(0-63) VIN = +5 V, VEN = 0.8 V, IOUT = -1 mA 4/ 5/ 7/ 1,2,3 01,02 500 3000 RDS(ON)(0-63) VIN = -5 V, VEN = 0.8 V, IOUT = +1 mA 3/ 4/ 5/ 7/ 1,2,3 01,02 500 3000 Switching tests tONA RL = 10 k, CL = 50 pF, See figure 4. 9,10,11 01,02 10 1500 ns tOFFA RL = 10 k, CL = 50 pF, See

47、 figure 4. 9,10 01,02 10 2000 ns 11 10 5000 tONEN RL = 1 k, CL = 50 pF, See figure 4. 9,10,11 01,02 10 1500 ns tOFFEN RL = 1 k, CL = 50 pF, See figure 4. 9,10,11 01,02 10 1000 ns 1/ +VCC = +15 V dc, -VEE = -15 V dc, and VREF = +5 V dc, unless otherwise specified. 2/ Measure inputs sequentially. Grou

48、nd all unused inputs. VA is the applied input voltage to the address lines A(0-3) and C(0-1). 3/ If not tested, shall be guaranteed to the limits specified in table I. 4/ VIN is the applied input voltage to the input channels (CH0-CH63). 5/ VEN is the applied input voltage to the enable lines EN (0-15), EN (16-31), EN (32-47), and EN (48-63). 6/ VOUT is the applied input voltage to the output lines (OUTPUT(1-15), OUTPUT(16-31), OUT

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1