DLA SMD-5962-85515 REV H-2011 MICROCIRCUIT LINEAR REGULATING PULSE-WIDTH MODULATOR MONOLITHIC SILICON.pdf

上传人:孙刚 文档编号:698803 上传时间:2019-01-02 格式:PDF 页数:17 大小:200.66KB
下载 相关 举报
DLA SMD-5962-85515 REV H-2011 MICROCIRCUIT LINEAR REGULATING PULSE-WIDTH MODULATOR MONOLITHIC SILICON.pdf_第1页
第1页 / 共17页
DLA SMD-5962-85515 REV H-2011 MICROCIRCUIT LINEAR REGULATING PULSE-WIDTH MODULATOR MONOLITHIC SILICON.pdf_第2页
第2页 / 共17页
DLA SMD-5962-85515 REV H-2011 MICROCIRCUIT LINEAR REGULATING PULSE-WIDTH MODULATOR MONOLITHIC SILICON.pdf_第3页
第3页 / 共17页
DLA SMD-5962-85515 REV H-2011 MICROCIRCUIT LINEAR REGULATING PULSE-WIDTH MODULATOR MONOLITHIC SILICON.pdf_第4页
第4页 / 共17页
DLA SMD-5962-85515 REV H-2011 MICROCIRCUIT LINEAR REGULATING PULSE-WIDTH MODULATOR MONOLITHIC SILICON.pdf_第5页
第5页 / 共17页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Change to military drawing format. Add vendors CAGE 48726, 34333, and U4637. Editorial changes throughout. 87-03-20 M. A. FRYE B Change CAGE code to 67268. Add device type 02. Delete vendor CAGE code U4637. Delete switching circuits. Extensive ch

2、anges to table I. Editorial changes throughout. 88-07-20 M. A. FRYE C Add one vendor CAGE U4637 for device types 01 and 02. Inactivate device type 01 for new design. 89-05-03 M. A. FRYE D Changes in accordance with N.O.R. 5962-R155-92. 92-12-23 M. A. FRYE E Changes in accordance with N.O.R. 5962-R10

3、3-95. 94-04-19 M. A. FRYE F Add power dissipation, theta JA, and derating limits for case outline 2 as specified in paragraph 1.3. - ro 02-02-07 R. MONNIN G Make correction to Marking paragraph 3.5. - ro 05-06-03 R. MONNIN H Update drawing to current requirements of MIL-PRF-38535. -rrp 11-11-08 C. S

4、AFFLE THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED. CURRENT CAGE CODE 67268 REV SHEET REV H H SHEET 15 16 REV STATUS REV H H H H H H H H H H H H H H OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY DONALD R. OSBORNE DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 h

5、ttp:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY D. A. DiCENZO APPROVED BY N. A. HAUCK MICROCIRCUIT, LINEAR, REGULATING PULSE WIDTH MODULATOR, MONOLITHIC SILICON DRAWING APPROVAL D

6、ATE 86-02-19 AMSC N/A REVISION LEVEL H SIZE A CAGE CODE 14933 85515 SHEET 1 OF 16 DSCC FORM 2233 APR 97 5962-E070-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 85515 DLA LAND AND MARITIME COLUMBUS, OHIO 43218

7、-3990 REVISION LEVEL H SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the f

8、ollowing example: 85515 01 V A Drawing number Device type (see 1.2.1) Case outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 1526 Pulse-width modulator 02 1526A Pulse-width mod

9、ulator 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style V GDIP1-T18 or CDIP2-T18 18 Dual-in-line 2 CQCC1-N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead finish is as specified in

10、 MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Input voltage (VIN) . 40 V dc Collector supply voltage (VC) 40 V dc Logic inputs . -0.3 V dc to +5.5 V dc Analog inputs -0.3 to +VINOutput current (ISOURCEor ISINK) 200 mA Reference output current 50 mA Maximum power dissipation (PD) (TA= +25

11、C): Case V . 1,000 mW 1/ 2/ Case 2 . 1,500 mW 1/ 2/ Maximum junction temperature (TJ) +150C Storage temperature range . -65C to +150C Lead temperature (soldering, 10 seconds) +300C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 Thermal resistance, junction-to-ambient (JA): Case V . 100

12、C/W Case 2 . 80C/W 1/ For case V, derate at 10 mW/C for ambient temperatures above +50C. For case 2, derate at 13 mW/C for ambient temperatures above +25C. 2/ Must withstand the added PDdue to short circuit current; e.g., IOS. Provided by IHSNot for ResaleNo reproduction or networking permitted with

13、out license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 85515 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions. Input voltage (VIN): Device type 01 . 8 V dc to 35 V dc Device type 02 . 7 V dc to 35 V dc Collecto

14、r supply voltage (VC) 4.5 V dc to 35 V dc Ambient operating temperature (TA) . -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherw

15、ise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1

16、835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the St

17、andardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supers

18、edes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing t

19、hat is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approva

20、l in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or

21、 “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines

22、. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Logic diagrams. The logic diagrams shall be as specified on figure 2. 3.2.4 Switching waveforms. The switching waveforms shall be as specified o

23、n figure 3. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 85515 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 4 DSCC FORM 2234 APR 97 3.3 Electrical performance characteristics. Unless o

24、therwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests f

25、or each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. 3.5.1 Certification/compliance mark. A compliance indicator “C” sh

26、all be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of

27、compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product m

28、eets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification o

29、f change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation.

30、 Offshore documentation shall be made available onshore at the option of the reviewer. 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-88

31、3, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level contr

32、ol and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883. (2) TA= +125C, minimum. b. Interim and final el

33、ectrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DR

34、AWING SIZE A 85515 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Unit Min Max Power consumption

35、 section Standby current IINSHUTDOWN = 0.4 V, 1,2,3 01 30 mA VIN= 35 V 02 20 Reference section Reference output voltage VREFILOAD= 0 mA 1 All 4.95 5.05 V 2,3 4.90 5.10 Line regulation VRLINEVIN= 8 V to 35 V 1,2,3 01 20 mV VIN= 7 V to 35 V 02 10 Load regulation VRLOADILOAD= 0 mA to -20 mA 1,2,3 01 30

36、 mV 02 20 Short circuit current IOSVREF= 0 V, t 25 ms 1,2,3 01 -125 mA 02 -100 Output noise voltage NOfO= 10 Hz to 10 kHz 3/ TA= +25C 4 All 200 Vrms Ripple rejection VIN/ VIN= 15 V, 4 01 50 dB VREF+1 V rms at 2.4 kHz 4,5,6 02 50 Oscillator section 4/ Initial accuracy ACCRT= 4.12 k 0.1%, CT= 0.01 F 0

37、.1 %, 4 All 36.8 43.2 kHz Rdeadtime= 0 5,6 02 36 44 Voltage stability fOSCVIN= 8 V to 35 V 4,5,6 All 1 % See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 85515 DLA LAND AND MARITIME C

38、OLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Unit Min Max Oscillator section continued. 4/ Maximum frequenc

39、y fOSCRT= 2 k, CT= 470 pF 4,5,6 01 400 kHz (MAX) 02 500 Clock width tPW2 k pull up applied to SYNC pin, 9 01 2.0 s TA= +25C 02 1.6 Sawtooth peak voltage VRAMPPKVIN= 35 V, f = 40 kHz 4,5,6 All 2.7 3.5 V Sawtooth valley voltage VRAMPVLYVIN= 8 V, f = 40 kHz 4,6 All 0.5 V 5 0.45 Pulse width modulator (P

40、WM) comparator section “A” minimum duty cycle tONVCOMP= 0.4 V, VCM= 0 V, RT= 4.12 k 0.1%, CT= 0.01 F 0.1 %, Rdeadtime= 0 9,10,11 All 0 % “B” minimum duty cycle tOSC(MIN) VCOMP= 0.4 V, VCM= 0 V, RT= 4.12 k 0.1%, CT= 0.01 F 0.1 %, Rdeadtime= 0 9,10,11 All 0 % See footnotes at end of table. Provided by

41、 IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 85515 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Cond

42、itions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Unit Min Max Pulse width modulator (PWM) comparator section - continued “A” maximum duty cycle tONVCOMP= 3.6 V, VCM= 0 V, RT= 4.12 k 0.1%, CT= 0.01 F 0.1 %, Rdeadtime= 0 9,10,11 All 45 % “B” maximum duty cycle

43、 tOSC(MAX) VCOMP= 3.6 V, VCM= 0 V, RT= 4.12 k 0.1%, CT= 0.01 F 0.1 %, Rdeadtime= 0 9,10,11 All 45 % Error amplifier section Input offset voltage VIORS 2 k, VNI(+ERROR pin) = 2.5 V 1,2,3 All 5 mV +Input bias current +IIBRS 2 k, VNI(+ERROR pin) = 2.5 V 1,2,3 All 1 A -Input bias current -IIBRS 2 k, VNI

44、(+ERROR pin) = 2.5 V 1,2,3 All 1 A Input offset current IIORS 2 k, VNI(+ERROR pin) = 2.5 V 1,2,3 All 0.1 A Open loop gain AVSRL 10 M 4 01 64 dB 4,5,6 02 64 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROC

45、IRCUIT DRAWING SIZE A 85515 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL H SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Unit Min Ma

46、x Error amplifier section - continued Common mode rejection ratio CMRR VCM= 0 V to 5.2 V 4,5,6 All 70 dB Supply voltage rejection ratio SVRR VIN= 8 V to 35 V, 4 01 66 dB VCM= 2.5 V 4,5,6 02 66 Output high level voltage VHIV+ERROR V-ERROR 150 mV, ISOURCE= -100 A 4,5,6 All 3.6 V Output low level volta

47、ge VLOV-ERROR V+ERROR 150 mV, ISINK= 100 A 4,5,6 All 0.4 V Unity gain band width GBWAV= 0 dB, 3/ TA= +25C 4 All 800 kHz Output drivers section Saturation voltage, Side A at 20 mA Side B at 20 mA VCE(SAT)VC= 15 V, ISINK= 20 mA, SHUTDOWN = GND 1,2,3 All 0.3 V Saturation voltage, Side A at 100 mA Side

48、B at 100 mA VCE(SAT)VC= 15 V, ISINK= 100 mA, SHUTDOWN = GND 1,2,3 All 2.0 V High output voltage, Side A at 20 mA Side B at 20 mA VEOVC= 15 V, VNI= 5 V, ISOURCE= -20 mA, VI(-ERROR pin)= GND 1,2,3 All 12.5 V High output voltage, Side A at 100 mA Side B at 100 mA VEOVC= 15 V, VNI= 5 V, ISOURCE= -100 mA, VI(-ERROR pin)= GND 1,2,3 All 12.0 V See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRC

展开阅读全文
相关资源
猜你喜欢
  • ASTM C531-2000(2005) Standard Test Method for Linear Shrinkage and Coefficient of Thermal Expansion of Chemical-Resistant Mortars Grouts Monolithic Surfacings and Polymer Concretes.pdf ASTM C531-2000(2005) Standard Test Method for Linear Shrinkage and Coefficient of Thermal Expansion of Chemical-Resistant Mortars Grouts Monolithic Surfacings and Polymer Concretes.pdf
  • ASTM C531-2000(2012) Standard Test Method for Linear Shrinkage and Coefficient of Thermal Expansion of Chemical-Resistant Mortars Grouts Monolithic Surfacings and Polymer Concretes.pdf ASTM C531-2000(2012) Standard Test Method for Linear Shrinkage and Coefficient of Thermal Expansion of Chemical-Resistant Mortars Grouts Monolithic Surfacings and Polymer Concretes.pdf
  • ASTM C533-2007 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙块和管状隔热材料的标准规范》.pdf ASTM C533-2007 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙块和管状隔热材料的标准规范》.pdf
  • ASTM C533-2009 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸盐砖和管状隔热材料标准规范》.pdf ASTM C533-2009 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸盐砖和管状隔热材料标准规范》.pdf
  • ASTM C533-2011 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙块和管道保温材料的标准规格》.pdf ASTM C533-2011 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙块和管道保温材料的标准规格》.pdf
  • ASTM C533-2013 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙块和管道隔热材料的标准规格》.pdf ASTM C533-2013 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙块和管道隔热材料的标准规格》.pdf
  • ASTM C533-2017 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙绝热板和绝热管的标准规格》.pdf ASTM C533-2017 Standard Specification for Calcium Silicate Block and Pipe Thermal Insulation《硅酸钙绝热板和绝热管的标准规格》.pdf
  • ASTM C534 C534M-2008 Standard Specification for Preformed Flexible Elastomeric Cellular Thermal Insulation in Sheet and Tubular Form《片状和管状预制韧性弹性的蜂窝状绝热材料的标准规范》.pdf ASTM C534 C534M-2008 Standard Specification for Preformed Flexible Elastomeric Cellular Thermal Insulation in Sheet and Tubular Form《片状和管状预制韧性弹性的蜂窝状绝热材料的标准规范》.pdf
  • ASTM C534 C534M-2011 Standard Specification for Preformed Flexible Elastomeric Cellular Thermal Insulation in Sheet and Tubular Form《预制柔性泡沫橡塑保温板和保温管的标准规范》.pdf ASTM C534 C534M-2011 Standard Specification for Preformed Flexible Elastomeric Cellular Thermal Insulation in Sheet and Tubular Form《预制柔性泡沫橡塑保温板和保温管的标准规范》.pdf
  • 相关搜索

    当前位置:首页 > 标准规范 > 国际标准 > 其他

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1