DLA SMD-5962-87552 REV K-2012 MICROCIRCUITS DIGITAL ADVANCED CMOS OCTAL BUFFER LINE DRIVER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf

上传人:jobexamine331 文档编号:698996 上传时间:2019-01-01 格式:PDF 页数:27 大小:302.35KB
下载 相关 举报
DLA SMD-5962-87552 REV K-2012 MICROCIRCUITS DIGITAL ADVANCED CMOS OCTAL BUFFER LINE DRIVER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第1页
第1页 / 共27页
DLA SMD-5962-87552 REV K-2012 MICROCIRCUITS DIGITAL ADVANCED CMOS OCTAL BUFFER LINE DRIVER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第2页
第2页 / 共27页
DLA SMD-5962-87552 REV K-2012 MICROCIRCUITS DIGITAL ADVANCED CMOS OCTAL BUFFER LINE DRIVER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第3页
第3页 / 共27页
DLA SMD-5962-87552 REV K-2012 MICROCIRCUITS DIGITAL ADVANCED CMOS OCTAL BUFFER LINE DRIVER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第4页
第4页 / 共27页
DLA SMD-5962-87552 REV K-2012 MICROCIRCUITS DIGITAL ADVANCED CMOS OCTAL BUFFER LINE DRIVER WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第5页
第5页 / 共27页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Change drawing CAGE code to 67268. Add case outline. Device type 02JX no longer available from an approved source. Technical and editorial changes throughout. 91-11-01 M. A. Frye B Changes in accordance with NOR 5962-R101-93. 93-03-23 Monica L. P

2、oelking C Changes in accordance with NOR 5962-R148-93. 93-09-16 Monica L. Poelking D Add vendor CAGE F8859. Add device class V criteria. Editorial changes throughout - gap. 99-11-23 Raymond Monnin E Add case outline X. Add delta limits for class V devices. Editorial changes throughout - gap. 00-07-2

3、7 Raymond Monnin F Change the delta limit for the VOHparameter in table III. Update boilerplate to latest MIL-PRF-38535 requirements. - CFS 01-01-17 Thomas M. Hess G Add case outline Z. - jak 01-07-23 Thomas M. Hess H Add section 1.5, radiation features. Update boilerplate to MIL-PRF-38535 requireme

4、nts and to include radiation hardness assured requirements. Editorial changes throughout. LTG 05-03-14 Thomas M. Hess J Add appendix A to document. Update radiation hardness assurance requirements. - LTG 07-06-21 Thomas M. Hess K Update dimensions of case outline X to figure 1. - LTG 12-07-25 Thomas

5、 M. Hess CURRRENT CAGE CODE 67268 REV SHEET REV K K K K K K K K K K K SHEET 15 16 17 18 19 20 21 22 23 24 25 REV STATUS REV K K K K K K K K K K K K K K OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Marcia B. Kelleher DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.l

6、andandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Thomas J. Riccuiti APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL BUFFER/LINE DRIVER WITH THREE- STATE OUTP

7、UTS, MONOLITHIC SILICON DRAWING APPROVAL DATE 87-06-23 REVISION LEVEL K SIZE A CAGE CODE 14933 5962-87552 SHEET 1 OF 25 DSCC FORM 2233 APR 97 5962-E421-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87552

8、 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL K SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and

9、lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following examples. For device classes M and Q: 5962 - 87552 01 X A Federal stock

10、class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Case outline (see 1.2.4) Lead finish (see 1.2.5) / / Drawing number For device class V: 5962 F - 87552 01 V X A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Device class designator Case outline (

11、see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A speci

12、fied RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54AC244 Octal buffer/line driver with three-state outputs 02 54

13、AC11244 Octal buffer/line driver with three-state outputs 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classe

14、s M and Q designators will not be included in the PIN and will not be marked on the device. Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or

15、V Certification and qualification to MIL-PRF-38535 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87552 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL K SHEET 3 DSCC FORM 2234 APR 97 1.2.4 Ca

16、se outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style J GDIP1-T24 or CDIP2-T24 24 Dual-in-line K GDFP2-F24 or CDFP3-F24 24 Flat pack L GDIP3-T24 or CDIP4-T24 24 Dual-in-line R GDIP1-T20 or CDIP2-T20 20 Dual-

17、in-line S GDFP2-F20 or CDFP3-F20 20 Flat pack X See figure 1 20 Flat pack Z GDFP1-G20 20 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 3 CQCC1-N28 28 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535,

18、appendix A for device class M. 1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (VCC) -0.5 V dc to +7.0 V dc DC input voltage range (VIN) -0.5 V dc to VCC + 0.5 V dc DC output voltage range (VOUT) . -0.5 V dc to VCC+ 0.5 V dc Clamp diode current (IIK, IOK) . 20 mA DC output current (per o

19、utput pin) . 50 mA DC VCCor GND current (per output pin) 25 mA 4/ Maximum power dissipation (PD) . 500 mW Storage temperature range (TSTG) . -65C to +150C Lead temperature (soldering, 10 seconds): Case outline X . +260C All other case outlines except case X +245C Thermal resistance, junction-to-case

20、 (JC) . See MIL-STD-1835 Junction temperature (TJ) +175C 5/ 1.4 Recommended operating conditions. 2/ 3/ 6/ Supply voltage range (VCC) +2.0 V dc to +6.0 V dc Input voltage range (VIN) +0.0 V dc to VCCOutput voltage range (VOUT). +0.0 V dc to VCCCase operating temperature range (TC) . -55C to +125C In

21、put rise or fall times (tr, tf): Device type 01: VCC= 3.6 V and 5.5 V 0 to 8 ns/V Device type 02: Data (VCC= 3.6 V and 5.5 V) . 0 to 10 ns/V OEm (VCC= 3.6 V and 5.5 V) . 0 to 5 ns/V 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maxi

22、mum levels may degrade performance and affect reliability. 2/ Unless otherwise noted, all voltages are referenced to GND. 3/ The limits for the parameters specified herein shall apply over the full specified VCCrange and case temperature range of -55C to +125C. 4/ For devices with multiple VCCor GND

23、 pins, this value represents the total VCCor GND current. 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. 6/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with da

24、ta retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: VIH 70% VCC, VIL 30% VCC, VOH 70% VCC -20 A, VOL 30% VCC 20 A. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,

25、-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87552 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL K SHEET 4 DSCC FORM 2234 APR 97 1.5 Radiation features. Device type 01: Maximum total dose available (dose rate = 50 300 rads (Si)/s) 300 krads (Si) 7/ No SEL occurs at effective LET (see

26、4.4.4.2) 93 MeV-cm2/mg 7/ 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the

27、 solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPART

28、MENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Phil

29、adelphia, PA 19111-5094.) 2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract. JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEDEC St

30、andard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices. (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10thStreet, Suite 240-S Arlington, VA 22201). ASTM INTERNAT

31、IONAL (ASTM) ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices. (Copies of this document is available online at http:/www.astm.org/ or from ASTM International, P. O. Box C700, 100 Barr Harbor Drive, West Conshoho

32、cken, PA 19428-2959). (Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.) 2.3 Order of precedence. In the event of a co

33、nflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 7/ These limits were obtained during technology characteriz

34、ation and qualification, and are guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A

35、5962-87552 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL K SHEET 5 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device

36、manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified he

37、rein. 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535,

38、 appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with figure 1 and 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2. 3.2.3 Truth table. The truth table shall be as specified on figure 3. 3.2.4

39、 Logic diagram. The logic diagram shall be as specified on figure 4. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5. 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under

40、document revision level control and shall be made available to the preparing or acquiring activity upon request. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation paramete

41、r limits are as specified in table IA and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA. 3.5 Marking. The par

42、t shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product usin

43、g this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q an

44、d V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in o

45、rder to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land a

46、nd Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificat

47、e of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, not

48、ification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritimes agent, and th

49、e acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microci

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1