DLA SMD-5962-89535 REV D-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER AND THREE-STATE OUTPUTS MONOLITHIC .pdf

上传人:deputyduring120 文档编号:699458 上传时间:2019-01-01 格式:PDF 页数:14 大小:86.72KB
下载 相关 举报
DLA SMD-5962-89535 REV D-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER AND THREE-STATE OUTPUTS MONOLITHIC .pdf_第1页
第1页 / 共14页
DLA SMD-5962-89535 REV D-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER AND THREE-STATE OUTPUTS MONOLITHIC .pdf_第2页
第2页 / 共14页
DLA SMD-5962-89535 REV D-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER AND THREE-STATE OUTPUTS MONOLITHIC .pdf_第3页
第3页 / 共14页
DLA SMD-5962-89535 REV D-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER AND THREE-STATE OUTPUTS MONOLITHIC .pdf_第4页
第4页 / 共14页
DLA SMD-5962-89535 REV D-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER AND THREE-STATE OUTPUTS MONOLITHIC .pdf_第5页
第5页 / 共14页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Technical changes to figures 1, 2, 3 and table I. Deleted vendor CAGE number 27014 from 5962-8953501KX and added to 5962-8953501LX. Editorial changes throughout. 90-11-06 W. Heckman B Changes IAW NOR 5962-R225-92. Replaced table I. - ltg 92-06-18

2、 Tim Noh C Change paragraphs 3.1 and 3.5 to include QD statements. Upgrade document to reflect current requirements. Correct Test circuit on Figure 5. Editorial changes throughout. - les 02-01-30 Raymond Monnin D Update drawing to current requirements. Editorial changes throughout. - gap 09-03-18 Ro

3、bert M. Heber The original first sheet of this drawing has been replaced. REV SHET REV SHET REV STATUS REV D D D D D D D D D D D D D OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Larry T. Gauder CHECKED BY Tim H. Noh DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http:

4、/www.dscc.dla.mil APPROVED BY William K. Heckman STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 89-09-12 MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT P

5、ARITY GENERATOR/CHECKER AND THREE-STATE OUTPUTS, MONOLITHIC SILICON AMSC N/A REVISION LEVEL D SIZE A CAGE CODE 67268 5962-89535 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E458-08 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRA

6、WING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1

7、.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-89535 01 K X Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic nu

8、mber Circuit function 01 54F657 Octal bi-directional transceiver with 8-bit parity generator/checker and three state outputs 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style K GDFP2-F24 or GDFP3

9、-F24 24 Flat L GDIP3-T24 or GDIP4-T24 24 Dual-in-line 3 CQCC1-N28 28 Square chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. 1/ Supply voltage . -0.5 V dc minimum to +7.0 V dc maximum DC input voltage range . -0.5 V dc minimu

10、m to +7.0 V dc maximum DC input current range -30 mA minimum to +5.0 mA maximum Voltage applied to output in high output state . -0.5 V dc to +5.5 V dc Current applied to output in low output state: A0- A740 mA B0- B7PARITY, ERROR 96 mA Storage temperature range . -65C to +150C Maximum power dissipa

11、tion (PD) per device 2/ 1.15 W Lead temperature (soldering, 10 seconds) +260C Thermal resistance, junction-to-case (JC) See MIL-STD-1835 Junction temperature (TJ) +175C 1.4 Recommended operating conditions. Supply voltage range (VCC) . +4.5 V dc to +5.5 V dc Maximum input clamp current (IIC) -18 mA

12、Minimum high level input voltage (VIH) 2.0 V dc Maximum low level input voltage (VIL) . 0.8 V dc Case operating temperature range (TC) -55C to +125C _ 1/ Unless otherwise specified, all voltages are referenced to ground. 2/ Must withstand the added PDdue to short circuit test (e.g. IOS).Provided by

13、IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 3 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standard

14、s, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrate

15、d Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDB

16、K-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict betwee

17、n the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements

18、shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certifica

19、tion to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These

20、 modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. This drawing has been modified to allow

21、 the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the qualifying activity. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38

22、535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Test circuit and switching

23、waveforms. The test circuit and switching waveforms shall be as specified on figure 3. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

24、 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT D

25、RAWING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN

26、may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built

27、 in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manuf

28、acturers QM plan, the “QD” certification mark shall be used in place of the “Q“ or “QML“ certification mark. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The ce

29、rtificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-P

30、RF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing. 3.9 Verification and review. DSCC, DSCCs agent, and the acquiring activity retain

31、 the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, app

32、endix A. 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, B, C, or D. The t

33、est circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent s

34、pecified in method 1015 of MIL-STD-883. (2) TA= +125C, minimum. b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer. Provided by IHSNot for ResaleNo rep

35、roduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TC+125C

36、Group A subgroups Limits Unit unless otherwise specified Min Max IOH= -2.0 mA 2.4 High level output voltage All outputs VOH IOH= -1.0 mA 1, 2, 3 2.5 V B0- B7, PARITY, ERROR VCC= 4.5 V, VIH= 2.0 V, VIL= 0.8 V IOH= -12 mA 1, 2, 3 2.0 V A0- A7VOL IOL= 20 mA 1, 2, 3 0.50 V Low level output voltage B0- B

37、7, PARITY, ERROR VCC= 4.5 V, VIH= 2.0 V, VIL= 0.8 V IOL= 48 mA 1, 2, 3 0.55 V Input clamp voltage VIC VCC= 4.5 V, IIC= -18 mA 1, 2, 3 -1.2 V ODD/ EVEN 20 T/ R , OE VIN= 2.7 V 40 A A0- A72.0 High level input current B0- B7IIH VCC= 5.5 V VIN= 5.5 V 1, 2, 3 1.0 mA T/ R , OE , ODD/ EVEN VCC= 0.0 V VIN=

38、7.0 V 1, 2, 3 100 A ODD/ EVEN IIL -20 Low level input current T/ R , OE VCC= 5.5 V, VIN= 0.5 V 1, 2, 3 -40 A A0- A7100 B0- B7, PARITY 70 Off-state output high current ERROR IOZH VCC= 5.5 V, VIH= 2.0 V, VOUT = 2.7 V 1, 2, 3 50 A A0- A7-100 B0- B7, PARITY -70 Off-state output low current ERROR IOZL VC

39、C= 5.5 V, VIH= 2.0 V, VOUT= 0.5 V 1, 2, 3 -50 A A0- A7-60 -150 Output short-circuit current B0- B7IOS VCC= 5.5 V 1/ 1, 2, 3 -100 -225 mA ICCH125 ICCL150 Supply current ICCZVCC= 5.5 V 1, 2, 3 145 mA Functional testing See 4.3.1c 7, 8 See footnotes at end of table. Provided by IHSNot for ResaleNo repr

40、oduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -5

41、5C TC+125C Group A subgroups Limits Unit unless otherwise specified Min Max Propagation delay time, Anto Bn, Bnto An tPLH1 VCC= 5.0 V 9 2.5 8.0 ns CL= 50 pF, RL= 500 , See figure 3 VCC= 4.5 V to 5.5 V 10, 11 2.5 9.5 ns tPHL1 VCC= 5.0 V 9 3.0 7.5 ns VCC= 4.5 V to 5.5 V 10, 11 3.0 8.5 ns Propagation d

42、elay time, Anto PARITYtPLH2 VCC= 5.0 V 9 6.5 14.5 ns VCC= 4.5 V to 5.5 V 10, 11 5.5 18.0 ns tPHL2 VCC= 5.0 V 9 6.5 15.5 ns VCC= 4.5 V to 5.5 V 10, 11 5.5 20.5 ns tPLH3 VCC= 5.0 V 9 4.5 11.5 ns Propagation delay time, ODD/ EVEN to PARITY, ERRORVCC= 4.5 V to 5.5 V 10, 11 4.0 14.0 ns VCC= 5.0 V 9 4.5 1

43、2.5 ns tPHL3 VCC= 4.5 V to 5.5 V 10, 11 4.0 16.5 ns VCC= 5.0 V 9 8.0 21.5 ns Propagation delay time, Bnto ERRORtPLH4 VCC= 4.5 V to 5.5 V 10, 11 7.0 26.0 ns tPHL4 VCC= 5.0 V 9 8.0 22.5 ns VCC= 4.5 V to 5.5 V 10, 11 7.0 28.0 ns See footnotes at end of table. Provided by IHSNot for ResaleNo reproductio

44、n or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TC+1

45、25C Group A subgroups Limits Unit unless otherwise specified Min Max Propagation delay time, PARITY to ERRORtPLH5 VCC= 5.0 V 9 6.5 16.0 ns CL= 50 pF, RL= 500 , See figure 3 VCC= 4.5 V to 5.5 V 10, 11 6.0 20.0 ns tPHL5 VCC= 5.0 V 9 7.5 17.0 ns VCC= 4.5 V to 5.5 V 10, 11 6.5 21.5 ns tPZH VCC= 5.0 V 9

46、3.0 8.0 ns Output enable time, OE to An, Bn, PARITY, ERRORVCC= 4.5 V to 5.5 V 10, 11 2.5 11.0 ns VCC= 5.0 V 9 4.0 10.0 ns tPZL CC= 4.5 V to 5.5 V 10, 11 3.5 13.5 ns VCC= 5.0 V 9 1.0 8.0 ns Output disable time, OE to An, Bn, PARITY, ERRORtPHZ CC= 4.5 V to 5.5 V 10, 11 1.0 9.5 ns tPLZ VCC= 5.0 V 9 1.0

47、 7.5 ns VCC= 4.5 V to 5.5 V 10, 11 1.0 8.5 ns 1/ Not more than one output should be shorted at a time and the duration of the short circuit conditions shall not exceed one second. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT

48、DRAWING SIZE A 5962-89535 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 8 DSCC FORM 2234 APR 97 Case outlines K and L 3 Terminal number Terminal symbols 1 T/ R NC 2 A0 A53 A1 A6 4 A2A75 A3ODD/ EVEN 6 A4 ERROR 7 VCCPARITY8 A5NC 9 A6 B7 10 A7B6 11 ODD/ EVENB5 12 ERROR B4 13 PARITY GND14 B7 GND 15 B6 NC 16 B5 B317 B4 B218 GNDB119 GND B020 B3OE21 B2T/ R 22 B1NC 23 B0A0 24 OE A1 25 A226 A327 A4 28 VCCFIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license fro

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1