DLA SMD-5962-89652-1990 MICROCIRCUITS DIGITAL FAST CMOS QUAD DUAL-PORT REGISTER MONOLITHIC SILICON《硅单片 四冲双口寄存器 高速氧化物半导体数字微型电路》.pdf

上传人:towelfact221 文档编号:699533 上传时间:2019-01-01 格式:PDF 页数:14 大小:423.76KB
下载 相关 举报
DLA SMD-5962-89652-1990 MICROCIRCUITS DIGITAL FAST CMOS QUAD DUAL-PORT REGISTER MONOLITHIC SILICON《硅单片 四冲双口寄存器 高速氧化物半导体数字微型电路》.pdf_第1页
第1页 / 共14页
DLA SMD-5962-89652-1990 MICROCIRCUITS DIGITAL FAST CMOS QUAD DUAL-PORT REGISTER MONOLITHIC SILICON《硅单片 四冲双口寄存器 高速氧化物半导体数字微型电路》.pdf_第2页
第2页 / 共14页
DLA SMD-5962-89652-1990 MICROCIRCUITS DIGITAL FAST CMOS QUAD DUAL-PORT REGISTER MONOLITHIC SILICON《硅单片 四冲双口寄存器 高速氧化物半导体数字微型电路》.pdf_第3页
第3页 / 共14页
DLA SMD-5962-89652-1990 MICROCIRCUITS DIGITAL FAST CMOS QUAD DUAL-PORT REGISTER MONOLITHIC SILICON《硅单片 四冲双口寄存器 高速氧化物半导体数字微型电路》.pdf_第4页
第4页 / 共14页
DLA SMD-5962-89652-1990 MICROCIRCUITS DIGITAL FAST CMOS QUAD DUAL-PORT REGISTER MONOLITHIC SILICON《硅单片 四冲双口寄存器 高速氧化物半导体数字微型电路》.pdf_第5页
第5页 / 共14页
点击查看更多>>
资源描述

1、Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,- DESC-DWG-89652 59 M 3997795 002OL20 5 M STANDARDIZED SIZE MILITARY DRAWING A, 5962-89652 DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET DAYTON, OHIO 45444 1. SCOPE 1.1 Scope. This drawing descr

2、ibes device requirements for class E microcircuits in accordance with 1.2.1f MIL-STD-883, “Provisions for the use of MIL-STD-883 in conjunction with compliant nOn-JAN devices“. 1.2 Part number. The complete part number shall be as shown in the following example: i 5962-89652 I 2 I Drawing number ai

3、-1 t (1.21) Device type E -r X 7- I Lead finish per I Case outline (1.2.2) MIL-M-38510 I I 1.2.1 Device types. The device types shall identify the circuit function as follows: Device type Generic numbqr Ci rait function o1 02 54FCT399 54FCT399A Quad dual-port register, TTL compatfbTe Quad dual-port

4、register, TTL compatible I 1.2-2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as fa3iows: I 1.3 Outline letter Case outline E D-2 (l6-lead, ,840“ x .3101 x .Z“), dual-in-line package F F-5 (6-lead, .440“ x .285“ x .085“), fTat package 2 C-2 (20-terminal,

5、.358“ x .358“ x .loo“), square chip carrier package Absolute maximum ratings. L/ Supply voltage range - - - - - - - - - - - - - - - - - - - Input voltage range 2/ - - - - - - - - - - - - - - - - - - Output voltage range- - - - - - - - - - - - - - - - - - D output dtode current (101- - - - - - - - -

6、- - - - - - -0.5 V dc to +7.0 V dC -0.5 Y dC to VCC f 0.5 V dc -0.5 V dC to Vcc -20 mA -50 mA i100 mA 500 mW See,WIL-M-38510, appendix C -65 C to +150 C +175OC +30C DC input diode current (I - - - - - - - - - - - - - - - OC output current- - - - - - - - - - - - - - - - - - - - Maximum power dissipat

7、ion (Pg) 3/- - - - - - - - - - - - - Thermal resistance, junction-torcase (QJc) - - - - - - - - Storage temperature range- - - - - - - - I - - - - - - - - Junction temperature (TJ)- - - - - - - - - - - - - - - - - Lead temperature (solcfering, 10 seconds) - - - - - - - - - k .4 Recommended operating

8、 conditions. Supply voltage range (Vec) - - - - - - - - - - - - - - - - Maximum low ieveT input voltage FV L)- - - - - - - - - - - Mfffimum high level fnput valtage (6 - - - - - - - - - - Case operating temperature range (Ti“ - - - - - - - - - - t4.5 F dc to t5.5 V dc 0.8 V dc 2.0 V de -55C to +125

9、- i/ All voltages referenced to GND. 2/ For Vcc greater than 6.5 V dc, the input voltage range shall not exceed Vcc. - 37 Must withstand the added PD due to short circuit test; e.g., 10s. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DESC-DWG-87652

10、 57 m 9777775 OOEO1EL 7 m STANDARDIZED SIZE 2. APPLICABLE DOCUMENTS 2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of SPecifications and Standar

11、ds specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-M-38510 - Microcircuits, General Specification for. STANDARD MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. BULLETIN MI LI TARY MIL-BUL-103 - List of Sta

12、ndardized Military Drawings (SMDIS). (Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity. 1 references cited herei n, the text of t

13、his drawing shall take precedence. 2.2 Order of precedence. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, “Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices“ and as specified herein. dimensi

14、ons shall be as specified in MIL-M-38510 and herein. In the event of a conflict between the text of this drawing and the 3.2 Design, construction, and physical dimensions. The design, construction, and physical 3.2.1 Terminal connections. 3.2.2 Truth table. 3.2.3 Logic diagram. The logic diagram sha

15、ll be as specified on figure 3. 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical The terminal connections shall be as specified on figure 1. The truth table shall be as speci

16、fied on figure 2. performance characteristics are as specified in table I and apply over the full case operating temperature range. 3.4 ElecWical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in

17、table I. 3.5 Markin . Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be mark4 the part number listed in 1.2 herein. In addition, the manufacturers part number nay also be marked as listed in MIL-BUL-103 (see 6.6 herein). Provided by IHSNot for ResaleNo reproduction

18、or networking permitted without license from IHS-,-,-DESC-DWG-89652 59 9979795 OOZOLZZ 9 I T c TABLE I, Electrical performance characteristics. I I I I I Test ISyrnbol I Condi tisns I Group A (Devieet Limits -55C TC +125C I unless otherwise specified 1 Isubgroupsl type I Min I Max Vcc = 5.0 V dc *lo

19、% I I I I 1 1 1 I I I I I I High level output IVOH lVcc = 4.5 V, II0 = -300 NA I 1,2,3 I All I 4.3 I vol tage I IVIL = 0.8 Y, I I I I I I IV, = 2.0 v I I I I I I I I 1 II0 = -12 mA I 1,293 I All I 2.4 I I I I I I I l I Low level output VOL IV, = 4.5 v, II0 = 300 VA 1 1,2,3 I All I I 0.2 vol tage (VI

20、L = 0.8 V, I I I I I 1 I l I I IVIH = 2.0 V I I I I I I, I I I I I I 1,2,3 I All I Input clamp voltage IVIK IVcc = 4.5 Y, IIN = -18 mA 1 1 I All 1 i 0.5 .- - Htgh level input 111 IVcc = 5.5 V, VIN = 5.5 V I 1,2,3 I All I I 5.0 current I I I I I I 1 I I I I current I I I I I I Low level input (IIL IV

21、, = 5.5 V, VIN = GND I 1,2,3 I All I 1-58 I I I I I I autput current I I I l I I l I I I I I supply current IVCC = 5.5 v, I I I I (CMQS inputs) I I I I I I I l I I I t I -60 I Short circuit II, IV, = 5.5 V, VOUT = GND A/ 1 1,2,3 I All I I I I Quiescent power /ICCQ /VIN 0.2 V; VIN 2 5.3 V, I 1,2,3 I

22、All I l 1.5 I I I 2*o Quiescent power IAIce IVcc = 5.5 Y, VIN = 3.4 V g/ I 1,2,3 I All I I I I I I I ! I I supply current I I (TTL inputs) t I l I I I Dynamic power . IICCD IVcc = 5.5 V, I 3/ I All I supply current IVIN 5.3 V; VIN 5 0.2 Y, 1-1 I loutputs open, I I I I I tone bit toggling, 50% duty c

23、ycle I I I 1 I I I I I 0.25 I I I . . . . See footnotes at end of table. - Unit V m4/ MHz SIZE A 5962-89652 STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTFR REWSION LEVU SHEST DAYTON, OHIO 45444 4 *U S.QOVERNMENT PRINTING OFFICC l9W-549.904 SEP 87 Provided by IHSNot for ResaleNo repro

24、duction or networking permitted without license from IHS-,-,-DESC-DWG-87652 57 7777775 0020123 0%- STANDARDIZED MILITARY DRAWING TABLE I. Electrical performance characteristics - Continued. SIZE A 5962-89652 Test Total power supply current A/ Functional tests Input capacitance Output capacitance Sym

25、bol i Conditions i Group A Device Limits Uni. I -55C TC +125C Isubgroupsl type I Min I Max I I VCC = 5.0 V dc *lo% I I I I I I unless otherwise specified I I I I I I I I ICC IVIN 2 5.3 V; VIN 5 0.2 Y, I 1,2,3 I All IVc = 5.5 V, f p 10 MHz, I I lone bit toggling at fI = 5 MHz I I I IS = steady state

26、I IOuFputs open, gO%=dut.y cycle I I I I I i I IVIN = 3.4 V; VIN = GND, IVCC = 5.5 Y, fCp = 10 MHz, loutputs open, 50% duty cycle 1 I I iOne bit toggling at fI = 5 MHz IS = steady state I I i I I I I I I 4.0 I mA I I I I I I I I I I I I IV I I 6.0 I I I 1 I I I I I I I I I - I I See 4.3.ld I 7,8 I A

27、ll I I I I I I I I I l l l I l I I I I ! I I :IN I See 4.3.1 I4 i All I 1 10 I pF :OUT I See 4.3.1 I 12 I I Propagation delay ItpLH, I RL = 5000, I 9,10,11 I O1 I 3.0 I 11.5 I ns time, CP to Q ItpHL I CL = 50 pF 1 I I I I 5/ I I See figure 4 I 1-1 I I I I I I I I I I I I 9,10,11 I o1 I 4.5 1 I I I I

28、 I I I I 02 I 2.5 I 7.5 I -1 I ns 1-1 I 02 I 4.0 I I 1 I I l I I I l I I I I Setup time, S to Its2 I I 9,10,11 I o1 I 9.5 I I ns CP l I I I I I I I I I 1-1 l I 1 I o2 I 9.0 I I I I I I I I I I II Setup time, In to /tsl CP I See footnotes at end of table. I DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, O

29、HIO 45444 I REVISION LEVEL I SHEET E I I m u ifU.S.GOVERNMPAINTIffiOFFICE:1988-549- DESC FORM 193A SEP 87 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DESC-DWG-9652 59 9 9999975 O020324 2 TABLE I. Electrical performance characteristics - Continued

30、. I I I I I I I I Vcc = 5.0 V dc *lo% I I I I I I l unless otherwise specified I I I l I I I See figure 4 I 1-1 I I I I o2 I 1.0 I I I I I I I I Test ISymbol I Conditions l Group A IDevicel Limits IUni I I -55C TC +125OC Isubgroupsl type I Min I Max I I I I I I I Hold time, In to !th1 I CL = 50 pF I

31、 9,10,11 I O1 I 1.5 I I ns I ns CP I RL = 500n I I I I T-I I 9,10,11 I o1 I 0.0 I Hold the, S to ith2 I CP I I I I I I I I 1-1 I I I I o2 I 0.0 I I I I I I I 1 I I I I I I I I I 9,10,11 I O1 I 7.0 I I ns I I I I I I 1-1 I I I I I I O2 I 6.0 I I I I I I I I I I CP pulse width - 6/ ItW - i/ Not more t

32、han one output should be shorted at one time, and the duration of the short circuit condition shall not exceed 1 second. - 2/ TTL driven input, VIN = 3.4 V; all other inputs at Vcc or GND. - 3/ This parameter is not directly testable, but is derived for use in total power supply calculations, Ice =

33、CCQ + (AICC X DH X NT) + Icc(fcp/2 + fINI) where DH Duty cycle for TTL inputs high NT Number of TTL inputs at OH fI = Input frequency in MHz NI = Number of inputs at f fcp = Clock frequency in MAZ - 51 The minimum limits for the propagation delay times, are guaranteed, if not tested, to the limits s

34、pecified in table I. - 6/ Clock pulse width is guaranteed, if not tested, to the limits specified in table I. SIZE A 5962-89652 STANDARDIZED MILITARY DRAWING SHEET DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL c 6 DESC FORM 193A t U 5 GOVERNMEM PRINTING OFFICE 1988-549.W SEP 87

35、 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-I STANDARDIZED MILITARY DRAWING I Device types I SIZE A 5962-89652 I i Case outlines I Terminal number I 1 2 3 i I I I 4 5 I I I 6 I 7 8 9 I I I 10 I 11 I 12 I 13 I 14 I 15 I 16 17 18 I I I 19 I 20 I O

36、1 and O2 I I I I E and F I 2 I I I I Terminal symbol I I I I S I NC NC = No connection DESC-DWG-89652 57 9977775 0020125 W x 8 I I -7 I Pin names I Pin description I I i I I IS I Common select input i I CP I Clock pulse input (active rising edge) I I IOA - IOD I Data inputs from source O I I I1A - I

37、1D I Data inputs from source 1 I I Register true outputs I I QA - QD I I I FIGURE 1. Terminal connections. I SHEET I I LEVEL 7 DEFENSE ELECTRONICS SUPPLY CENTER DATON, OHIO 45444 ESC FORM 193A SEP 87 U. S. GOVERNMENT PRINTING OFFICE 1888-550647 Provided by IHSNot for ResaleNo reproduction or network

38、ing permitted without license from IHS-,-,-DESC-DWG-87652 57 W 7777775 0020LZb bp-m I I I inputs I Output I I I I H = High voltage level L I tow vol tage level h = High voltage level one setup 1 = Low voltage level one setup X = Irrelevant time prior to the Low-to-High clock transi tion time priar t

39、o the Low-to-High clack transi ti on DESC FORM 193A tu S.GOVERNYENI PRIMING OFFICE. 1988-550-547 SEP 87 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DESC-DWG-7652 57 7777775 0020327 8 = I i STAN DARD I2 ED SIZE MILITARY DRAWING A 5962-89652 SHEET

40、DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL 9 DESC FORM 193A 0A S I IA Ioc IIC FIGURE 3. Logic diagram. QA Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,- I II.-_ -_1_ DESC-DWG-87652 57 7777775 O020128 T M GENERATOR VCC P DUT

41、 I i“ I “OUT dO RL 50n RL 50On NOTES : 1. CL includes probe and jig capacitance. 2. Pulse generator characteristics: 3. Rt = Termiation resistance; and shall be equal to ZOUT of the pulse generator. 4. Switch S, is open. PRR 1.0 MHt, 20 5 50n, tf = t, 2.5 ns, 3V 1.5 v ov INPUT -3 v 1.5 v INPUT -0 v

42、- 3v - 1.5 v =:- th2 SELECT INPUT I. ov FIGURE 4. Test circuit and switching waveforms. STANDARDIZED SIZE 5962-89652 A MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET I DAYTON, OHIO 45444 10 . ir U S. GOVERNMENT PRINTING OFFICE, 1888-549.904 SC FORM 193A ,EP 87 Provided by IH

43、SNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DESC-DWG-7652 57 m 7777775 0020127 1 m 3v 1.5 v SAME PHASE INPUT TRANSITION 1- ov I I/- 3v 1.5 v ov OPPOSITE PHASE INPUT TRANSITION FIGURE 4. Test circuit and switching waveforms - Continued. STANDARDIZED SIZE MILITA

44、RY DRAWING A 5962-89652 SHEET DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL 11 tr u. S.GOVERNMENT PRINTING OFFICE im-54e.m DESC FORM 193A SEP 87 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,- - I_ DESC-DWG-87b52 57 7777775 002

45、0l130 W 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall a

46、ffirm that the manufacturers product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein. herein) shall be provided with each lot of microcircuits delivered to this drawing. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.

47、1 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 ( see 3.1 herein). 3.9 Verification and review, DES, DESCs agent, and the acquiring activity retain the option to review the manufacturers facil i ty and applicable required documentatio

48、n. Offshore documentation shall be made available onshore at the option of the reviewer. 4. QUALITY ASSURANCE PROVISIONS 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). 4.2 Screenin , Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conductd devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, 8, Cy or D using the

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1