DLA SMD-5962-90675 REV C-2012 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW-POWER SCHOTTKY TTL 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS AND INVERTING AND NON-INVERTING O.pdf

上传人:priceawful190 文档编号:699816 上传时间:2019-01-01 格式:PDF 页数:13 大小:206.54KB
下载 相关 举报
DLA SMD-5962-90675 REV C-2012 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW-POWER SCHOTTKY TTL 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS AND INVERTING AND NON-INVERTING O.pdf_第1页
第1页 / 共13页
DLA SMD-5962-90675 REV C-2012 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW-POWER SCHOTTKY TTL 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS AND INVERTING AND NON-INVERTING O.pdf_第2页
第2页 / 共13页
DLA SMD-5962-90675 REV C-2012 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW-POWER SCHOTTKY TTL 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS AND INVERTING AND NON-INVERTING O.pdf_第3页
第3页 / 共13页
DLA SMD-5962-90675 REV C-2012 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW-POWER SCHOTTKY TTL 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS AND INVERTING AND NON-INVERTING O.pdf_第4页
第4页 / 共13页
DLA SMD-5962-90675 REV C-2012 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW-POWER SCHOTTKY TTL 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS AND INVERTING AND NON-INVERTING O.pdf_第5页
第5页 / 共13页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R324-92. -ltg 92-10-05 Monica L. Poelking B Update to reflect latest changes in format and requirements. Editorial changes throughout. -les 04-09-02 Raymond Monnin C Update drawing as part of 5 year review. -jt

2、 12-08-01 C. SAFFLE THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED. REV SHEET REV SHEET REV STATUS REV C C C C C C C C C C C C OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY Larry T. Gauder DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil

3、STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY Tim H. Noh APPROVED BY William K. Heckman MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED LOW-POWER SCHOTTKY, TTL, 9-BIT BUS INTERFACE FLIP-FLOPS WITH THREE-STATE OUTPUTS,

4、 AND INVERTING AND NON-INVERTING OUTPUTS, MONOLITHIC SILICON DRAWING APPROVAL DATE 91-04-10 AMSC N/A REVISION LEVEL C SIZE A CAGE CODE 67268 5962-90675 SHEET 1 OF 12 DSCC FORM 2233 APR 97 5962-E342-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-S

5、TANDARD MICROCIRCUIT DRAWING SIZE A 5962-90675 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (d

6、evice class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 - 90675 01 M

7、 L A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Device class designator Case outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels a

8、nd are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type. The device type identify the circuit function as

9、follows: Device type Generic number Circuit function 01 54ALS29823 9-bit bus interface flip-flops with three-state outputs and non-inverting inputs 02 54ALS29824 9-bit bus interface flip-flops with three-state outputs and inverting inputs 1.2.3 Device class designator. The device class designator is

10、 a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qua

11、lification to MIL-PRF-38535 1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style L GDIP3-T24 or CDIP4-T24 24 dual-in-line K GDFP2-F24 or CDFP3-F24 24 flat 3 CQCC1-N28 28 square chip carrier 1.2.5 Lead f

12、inish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90675 DLA LAND AND MARITIME

13、COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ Supply voltage (VCC) . -0.5 V dc to +7.0 V dc Input voltage range . -1.2 V dc at 18 mA to +5.5 V dc Voltage applied to a disabled 3-state output . -0.5 V dc to +5.5 V dc Storage temperature rang

14、e -65C to +150C Continuous power dissipation (PD) 632.5 mW 2/ Lead temperature (soldering, 10 seconds) +300C Junction temperature (TJ) +175C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 1.4 Recommended operating conditions. Supply voltage range (VCC) 4.5 V dc minimum to 5.5 V dc maxi

15、mum Minimum high level input voltage (VIH) . 2.0 V dc Maximum low level input voltage (VIL) . 0.8 V dc Maximum high level output current (IOH) -18 mA Maximum low level output current (IOL) 32 mA Case operating temperature range (TC) . -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specificatio

16、n, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535

17、- Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawin

18、gs. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict

19、 between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. _ 1/ Stresses above the absolute maximum rating may cause permane

20、nt damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Continuous power dissipation is defined as VCCX ICC, and must withstand the added PDdue to short circuit test e.g., IOS. Provided by IHSNot for ResaleNo reproduction or networking per

21、mitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90675 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance

22、 with MIL-PRF-38535 as specified herein, or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-3

23、8535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for de

24、vice class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth tables shall be as specified on figure 2. 3.2.4 Test circuit and switching waveforms. Th

25、e test circuit and switching waveforms shall be as specified on figure 3. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I an

26、d shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1

27、.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall st

28、ill be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in

29、 MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this

30、 drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an appr

31、oved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conform

32、ance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DLA Land and Maritime -VA of

33、change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to

34、 review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number

35、10 (see MIL-PRF-38535, appendix A). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-90675 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical per

36、formance characteristics. Test Symbol Conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max High level output voltage VOHVCC= 4.5 V, IOH = -12 mA 1, 2, 3 All 2.4 V VIN= 2.0 V, 0.8 V IOH = -18 mA 2.0 Low level output voltage VOLVCC= 4.5 V, VIN= 2.0 V, 0

37、.8 V IOL = 32 mA 1, 2, 3 All 0.5 V Input clamp voltage VICVCC= 4.5 V IIN = -18 mA 1, 2, 3 All -1.2 V Short circuit output current IOSVCC= 5.5 V 1/ VOUT= 0 V 1, 2, 3 All -75 -250 mA Off-state output current IOZHVCC= 5.5 V VOUT= 2.4 V 1, 2, 3 All 50 A IOZLVOUT= 0.4 V -50 High level input current IIH1V

38、CC= 5.5 V VIN= 5.5 V 1, 2, 3 All 100 A IIH2VIN= 2.7 V 20 Low level input current IILVCC= 5.5 V VIN= 0.4 V 1, 2, 3 All -0.5 mA Supply current ICCHVCC= 5.5 V 1, 2, 3 All 100 mA ICCL105 ICCZ115 Functional tests See 4.4.1b VCC= 4.5 and 5.5 V 7, 8 All Propagation delay time, tPLH1VCC= 5.0 V CL= 50 pF 9 A

39、ll 2 8.5 ns CLK to any Q VCC= 4.5 V and 5.5 V See figure 3 10, 11 2 11.5 tPHL1VCC= 5.0 V 9 All 2 8.5 ns VCC= 4.5 V and 5.5 V 10, 11 2 11.5 tPLH2VCC= 5.0 V CL= 300 pF 9 All 2 14 ns VCC= 4.5 V and 5.5 V See figure 3 10, 11 2 21 tPHL2VCC= 5.0 V 9 All 2 17.5 ns VCC= 4.5 V and 5.5 V 10, 11 2 21 Propagati

40、on delay time, tPHL3VCC= 5.0 V CL= 50 pF 9 All 1 14.5 ns CLR to any Q VCC= 4.5 V and 5.5 V See figure 3 10, 11 1 17.5 Enable time, tPZH1VCC= 5.0 V CL= 50 pF 9 All 1 12 ns OC to any Q VCC= 4.5 V and 5.5 V See figure 3 10, 11 1 17 tPZL1VCC= 5.0 V 9 All 1 12.5 ns VCC= 4.5 V and 5.5 V 10, 11 1 17 tPZH2V

41、CC= 5.0 V CL= 300 pF 9 All 1 17 ns VCC= 4.5 V and 5.5 V See figure 3 10, 11 1 25 tPZL2VCC= 5.0 V 9 All 1 23 ns VCC= 4.5 V and 5.5 V 10, 11 1 29.5 See footnotes at end of table Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAW

42、ING SIZE A 5962-90675 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TC +125C unless otherwise specified Group A subgroups Device type Limits Unit Min Max Disable

43、time, tPHZ1VCC= 5.0 V CL= 50 pF 9 All 1 11 ns OC to any Q VCC= 4.5 V and 5.5 V See figure 3 10, 11 1 16 tPLZ1VCC= 5.0 V 9 All 1 9 ns VCC= 4.5 V to 5.5 V 10, 11 1 14 tPHZ2VCC= 5.0 V CL= 5 pF 9 All 1 9 ns VCC= 4.5 V to 5.5 V See figure 3 10, 11 1 12 tPLZ2VCC= 5.0 V 9 All 1 8 ns VCC= 4.5 V to 5.5 V 10,

44、 11 1 11 Pulse CLR low twVCC= 5.0 V See figure 3 9 All 7 ns duration VCC= 4.5 V to 5.5 V 10, 11 7 CLK high VCC= 5.0 V See figure 3 9 All 8 ns or low VCC= 4.5 V to 5.5 V 10, 11 8 Setup CLR tsuVCC= 5.0 V See figure 3 9 All 7 ns time inactive VCC= 4.5 V to 5.5 V 10, 11 7 Data VCC= 5.0 V See figure 3 9

45、All 4 ns VCC= 4.5 V to 5.5 V 10, 11 4 CLKEN VCC= 5.0 V See figure 3 9 All 8 ns high or low VCC= 4.5 V to 5.5 V 10, 11 8 Hold time CLKEN thVCC= 5.0 V See figure 3 9 01 2 ns VCC= 4.5 V to 5.5 V 10, 11 01 2 VCC= 5.0 V See figure 3 9 02 4 ns VCC= 4.5 V to 5.5 V 10, 11 02 4 Data VCC= 5.0 V See figure 3 9

46、 All 4 ns VCC= 4.5 V to 5.5 V 10, 11 4 1/ Not more than one output will be tested at one time and the duration of the test condition shall not exceed one second. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 596

47、2-90675 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL C SHEET 7 DSCC FORM 2234 APR 97 Device type 01 Device type 02 Case outlines K and L 3 Case outlines K and L 3 Terminal number Terminal symbol Terminal number Terminal symbol 1 OC NC 1 OC NC 2 1D OC 2 1 D OC 3 2D 1D 3 2 D 1 D 4 3D

48、 2D 4 3 D 2 D 5 4D 3D 5 4 D 3 D 6 5D 4D 6 5 D 4 D 7 6D 5D 7 6 D 5 D 8 7D NC 8 7 D NC 9 8D 6D 9 8 D 6 D 10 9D 7D 10 9 D 7 D 11 CLR 8D 11 CLR 8 D 12 GND 9D 12 GND 9 D 13 CLK CLR 13 CLK CLR 14 CLKEN GND 14 CLKEN GND 15 9Q NC 15 9Q NC 16 8Q CLK 16 8Q CLK 17 7Q CLKEN 17 7Q CLKEN 18 6Q 9Q 18 6Q 9Q 19 5Q 8Q 19 5Q 8Q 20 4Q 7Q 20 4Q 7Q 21 3Q 6Q 21 3Q 6Q 22 2Q NC 22 2Q NC 23 1Q 5Q 23 1Q 5Q 24 VCC4Q 24 VCC4Q 25 - - - 3Q 25 - - - 3Q 26 - - - 2Q 26 - - - 2Q 27 - - - 1Q 27 - - - 1Q 28 - - - VCC28 - - - VCCNC = No connection FIGURE 1. Terminal connections. Pro

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1