DLA SMD-5962-96704 REV C-2000 MICROCIRCUIT DIGITAL RADIATION HARDENED ADVANCED CMOS DUAL J-K FLIP FLOP WITH SET AND RESET MONOLITHIC SILICON《抗辐射互补金属氧化物半导体 双重J-K三状态输出缓冲器 硅单片电路数字微电路》.pdf

上传人:feelhesitate105 文档编号:701032 上传时间:2019-01-01 格式:PDF 页数:25 大小:179.04KB
下载 相关 举报
DLA SMD-5962-96704 REV C-2000 MICROCIRCUIT DIGITAL RADIATION HARDENED ADVANCED CMOS DUAL J-K FLIP FLOP WITH SET AND RESET MONOLITHIC SILICON《抗辐射互补金属氧化物半导体 双重J-K三状态输出缓冲器 硅单片电路数字微电路》.pdf_第1页
第1页 / 共25页
DLA SMD-5962-96704 REV C-2000 MICROCIRCUIT DIGITAL RADIATION HARDENED ADVANCED CMOS DUAL J-K FLIP FLOP WITH SET AND RESET MONOLITHIC SILICON《抗辐射互补金属氧化物半导体 双重J-K三状态输出缓冲器 硅单片电路数字微电路》.pdf_第2页
第2页 / 共25页
DLA SMD-5962-96704 REV C-2000 MICROCIRCUIT DIGITAL RADIATION HARDENED ADVANCED CMOS DUAL J-K FLIP FLOP WITH SET AND RESET MONOLITHIC SILICON《抗辐射互补金属氧化物半导体 双重J-K三状态输出缓冲器 硅单片电路数字微电路》.pdf_第3页
第3页 / 共25页
DLA SMD-5962-96704 REV C-2000 MICROCIRCUIT DIGITAL RADIATION HARDENED ADVANCED CMOS DUAL J-K FLIP FLOP WITH SET AND RESET MONOLITHIC SILICON《抗辐射互补金属氧化物半导体 双重J-K三状态输出缓冲器 硅单片电路数字微电路》.pdf_第4页
第4页 / 共25页
DLA SMD-5962-96704 REV C-2000 MICROCIRCUIT DIGITAL RADIATION HARDENED ADVANCED CMOS DUAL J-K FLIP FLOP WITH SET AND RESET MONOLITHIC SILICON《抗辐射互补金属氧化物半导体 双重J-K三状态输出缓冲器 硅单片电路数字微电路》.pdf_第5页
第5页 / 共25页
点击查看更多>>
资源描述

1、REVISIONSLTR DESCRIPTION DATE (YR-MO-DA) APPROVEDA Changes in accordance with NOR 5962-R317-97. 97-10-22 Monica L. PoelkingB Changes in accordance with NOR 5962-R029-99.99-02-19 Monica L. PoelkingC Update boilerplate to MIL-PRF-38535 and updated appendix A. Editorialchanges throughout. - tmh00-06-07

2、 Monica L. PoelkingREVSHEETREV CCCCCCCCCCSHEET 15 16 17 18 19 20 21 22 23 24REV STATUS REV CCCCCCCCCCCCCCOF SHETS SHET 123456789101121314PMIC N/A PREPARED BY Thanh V. NguyenDEFENSE SUPPLY CENTER COLUMBUSSTANDARDMICROCIRCUITDRAWINGCHECKED BYThanh V. NguyenCOLUMBUS, OHIO 43216THIS DRAWING IS AVAILABLE

3、FOR USE BY ALLDEPARTMENTSAPPROVED BYMonica L. PoelkingAND AGENCIES OF THEDEPARTMENT OF DEFENSEDRAWING APPROVAL DATE95-12-19MICROCIRCUIT, DIGITAL, RADIATIONHARDENED ADVANCED CMOS, DUAL J-K FLIPFLOP WITH SET AND RESET, MONOLITHICSILICONAMSC N/AREVISION LEVELCSIZEACAGE CODE672685962-96704SHEET1 OF 24DS

4、CC FORM 2233APR 97 5962-E266-00DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARDMICROCIRCUIT DRAWINGSIZEA5962-96704DEFENSE SUPPLY CENTER COLUMBUSCOLUMBUS, OHIO 43

5、216-5000REVISION LEVELCSHEET2DSCC FORM 2234APR 971. SCOPE1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q andM) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in

6、thePart or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in thePIN.1.2 PIN. The PIN is as shown in the following example:5962 F 96704 01 V X CG0DG0D G0DG0D G0DG0DG0DG0D G0DG0D G0DG0DG0DG0D G0D G0D G0D G0DFederal RHA Device Device Case L

7、ead stock class designator type class outline finishdesignator (see 1.2.1) (see 1.2.2) designator (see 1.2.4) (see 1.2.5) / (see 1.2.3)/ Drawing number1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels andare marked with the appropriate RHA de

8、signator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix Aspecified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.1.2.2 Device type(s). The device type(s) identify the circuit function as follows:Device type Generic number Ci

9、rcuit function01 ACS112 Radiation hardened SOS, advanced CMOS,dual j-k flip flop with set and reset02 1/ ACS112-02 Radiation hardened SOS, advanced CMOS,dual j-k flip flop with set and reset1.2.3 Device class designator. The device class designator is a single letter identifying the product assuranc

10、e level asfollows:Device class Device requirements documentationM Vendor self-certification to the requirements for MIL-STD-883 compliant,non-JAN class level B microcircuits in accordance with MIL-PRF-38535,appendix AQ or V Certification and qualification to MIL-PRF-385351.2.4 Case outline(s). The c

11、ase outline(s) are as designated in MIL-STD-1835 and as follows:Outline letter Descriptive designator Terminals Package styleE CDIP2-T16 16 dual-in-line packageX CDFP4-F16 16 flat package1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535,a

12、ppendix A for device class M.1/ Device type -02 is the same as device type -01 except that the device type -02 products are manufactured at an overseaswafer foundry. Device type -02 is used to positively identify, by marketing part number and by brand of the actual device,material that is supplied b

13、y an overseas foundry.Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARDMICROCIRCUIT DRAWINGSIZEA5962-96704DEFENSE SUPPLY CENTER COLUMBUSCOLUMBUS, OHIO 43216-5000REVISION LEVELCSHEET3DSCC FORM 2234APR 971.3 Absolute maximum ratings. 1/ 2/ 3/Sup

14、ply voltage range (VCC). -0.5 V dc to +7.0 V dcDC input voltage range (VIN). -0.5 V dc to VCC + 0.5 V dcDC output voltage range (VOUT) -0.5 V dc to VCC + 0.5 V dcDC input current, any one input (IIN) . 10 mADC output current, any one output (IOUT) 50 mAStorage temperature range (TSTG) -65C to +150CL

15、ead temperature (soldering, 10 seconds). +265CThermal resistance, junction-to-case (JC):Case outline E 24C/WCase outline X 29C/WThermal resistance, junction-to-ambient (JA):Case outline E 73C/WCase outline X 114C/WJunction temperature (TJ) . +175CMaximum package power dissipation at TA = +125C (PD):

16、 4/Case outline E 0.68 WCase outline X 0.44 W1.4 Recommended operating conditions. 2/ 3/Supply voltage range (VCC). +4.5 V dc to +5.5 V dcInput voltage range (VIN). +0.0 V dc to VCCOutput voltage range (VOUT) . +0.0 V dc to VCCMaximum low level input voltage (VIL). 30% of VCCMinimum high level input

17、 voltage (VIH) 70% of VCCCase operating temperature range (TC) -55C to +125CMaximum input rise and fall time at VCC = 4.5 V (tr, tf) 10 ns/VRadiation features:Total dose 3 x 105Rads (Si)Single event phenomenon (SEP) effectivelinear energy threshold (LET) no upsets (see 4.4.4.4) 100 MeV/(cm2/mg) 5/Do

18、se rate upset (20 ns pulse) . 1 x 1011Rads (Si)/s 5/Latch-up None 5/Dose rate survivability . 1 x 1012Rads (Si)/s 5/2. APPLICABLE DOCUMENTS2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form apart of this drawing to the extent specified

19、herein. Unless otherwise specified, the issues of these documents are those listed inthe issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in thesolicitation.SPECIFICATIONDEPARTMENT OF DEFENSEMIL-PRF-38535 - Integrated Circuits, Manufactu

20、ring, General Specification for.1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at themaximum levels may degrade performance and affect reliability.2/ Unless otherwise specified, all voltages are referenced to VSS.3/ The limits for the param

21、eters specified herein shall apply over the full specified VCC range and case temperature range of -55C to +125C unless otherwise noted.4/ If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating isbased on JA) at the following rate:Case E 13.7 mW

22、/CCase X 8.8 mW/C5/ Guaranteed by design or process but not tested.Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARDMICROCIRCUIT DRAWINGSIZEA5962-96704DEFENSE SUPPLY CENTER COLUMBUSCOLUMBUS, OHIO 43216-5000REVISION LEVELCSHEET4DSCC FORM 2234AP

23、R 97STANDARDSDEPARTMENT OF DEFENSEMIL-STD-883 - Test Method Standard Microcircuits.MIL-STD-973 - Configuration Management.MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.HANDBOOKSDEPARTMENT OF DEFENSEMIL-HDBK-103 - List of Standard Microcircuit Drawings (SMDs).MIL-HDBK-780 - Standar

24、d Microcircuit Drawings.(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the StandardizationDocument Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)2.2 Order of precedence. In the event of a conflict between the text of

25、this drawing and the references cited herein, the textof this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless aspecific exemption has been obtained.3. REQUIREMENTS3.1 Item requirements. The individual item requirements for device classes

26、 Q and V shall be in accordance withMIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. Themodification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements fordevice class M shall

27、be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specifiedherein.3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.3.2 Design, construction, and physical dimensions. The design, construction, and physical dimens

28、ions shall be as specifiedin MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.3.2.2 Terminal connections. The terminal connections shall be as specified on fi

29、gure 1.3.2.3 Truth table. The truth table shall be as specified on figure 2.3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.3.2.5 Switching waveform and test circuit. The switching waveforms and test circuits shall be as specified on figure 4. 3.2.6 Radiation exposure circui

30、t. The radiation test connections shall be as specified in table III herein.3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, theelectrical performance characteristics and postirradiation parameter limits are as specified in table I a

31、nd shall apply over the fullcase operating temperature range.3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electricaltests for each subgroup are defined in table I.3.5 Marking. The part shall be marked with the PIN listed in 1.2

32、herein. In addition, the manufacturers PIN may also bemarked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to spacelimitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, theRHA

33、 designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or

34、 “Q“ as required inMIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A.Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARDMICROCIRCUIT DRAWINGSIZEA5962-96704DEFENSE SUPPLY CENTER COLUMBUS

35、COLUMBUS, OHIO 43216-5000REVISION LEVELCSHEET5DSCC FORM 2234APR 973.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M

36、, a certificate ofcompliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for thisdrawing shall affirm that the manufa

37、cturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V inMIL-PRF-38535 or for de

38、vice class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits deliveredto this drawing.3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2herein) involving devices acquired to this drawing is required f

39、or any change as defined in MIL-STD-973.3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retainthe option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be madeavailable onshore

40、 at the option of the reviewer.3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be inmicrocircuit group number 38 (see MIL-PRF-38535, appendix A).4. QUALITY ASSURANCE PROVISIONS4.1 Sampling and inspection. For device classes Q and V, samplin

41、g and inspection procedures shall be in accordance withMIL-PRF-38535 or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM planshall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall b

42、ein accordance with MIL-PRF-38535, appendix A.4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conductedon all devices prior to qualification and technology conformance inspection. For device class M, screening shall be inaccordance with me

43、thod 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.4.2.1 Additional criteria for device class M.a. Burn-in test, method 1015 of MIL-STD-883.(1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document re

44、visionlevel control and shall be made available to the preparing or acquiring activity upon request. The test circuit shallspecify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified intest method 1015.(2) TA = +125C, minimum.b. Interim and fina

45、l electrical test parameters shall be as specified in table IIA herein.4.2.2 Additional criteria for device classes Q and V.a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in thedevice manufacturers QM plan in accordance with MIL-PRF-

46、38535. The burn-in test circuit shall be maintained underdocument revision level control of the device manufacturers Technology Review Board (TRB) in accordance withMIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shallspecify the inputs

47、, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in testmethod 1015 of MIL-STD-883.b. Interim and final electrical test parameters shall be as specified in table IIA herein.c. Additional screening for device class V beyond the requirements of device cl

48、ass Q shall be as specified inMIL-PRF-38535, appendix B.4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be inaccordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein forgroups A,

49、 B, C, D, and E inspections (see 4.4.1 through 4.4.4).Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARDMICROCIRCUIT DRAWINGSIZEA5962-96704DEFENSE SUPPLY CENTER COLUMBUSCOLUMBUS, OHIO 43216-5000REVISION LEVELCSHEET6DSCC FORM 2234APR 97TABLE I. Electrical performance c

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1