DLA SMD-5962-97590 REV A-2007 MICROCIRCUIT DIGITAL ADVANCED SCHOTTKY TTL OCTAL EDGE TRIGGERED D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS MONOLITHIC SILICON《微型电路 数字型 改进型肖特基晶体管晶体管逻辑电.pdf

上传人:rimleave225 文档编号:701230 上传时间:2019-01-01 格式:PDF 页数:14 大小:107.57KB
下载 相关 举报
DLA SMD-5962-97590 REV A-2007 MICROCIRCUIT DIGITAL ADVANCED SCHOTTKY TTL OCTAL EDGE TRIGGERED D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS MONOLITHIC SILICON《微型电路 数字型 改进型肖特基晶体管晶体管逻辑电.pdf_第1页
第1页 / 共14页
DLA SMD-5962-97590 REV A-2007 MICROCIRCUIT DIGITAL ADVANCED SCHOTTKY TTL OCTAL EDGE TRIGGERED D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS MONOLITHIC SILICON《微型电路 数字型 改进型肖特基晶体管晶体管逻辑电.pdf_第2页
第2页 / 共14页
DLA SMD-5962-97590 REV A-2007 MICROCIRCUIT DIGITAL ADVANCED SCHOTTKY TTL OCTAL EDGE TRIGGERED D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS MONOLITHIC SILICON《微型电路 数字型 改进型肖特基晶体管晶体管逻辑电.pdf_第3页
第3页 / 共14页
DLA SMD-5962-97590 REV A-2007 MICROCIRCUIT DIGITAL ADVANCED SCHOTTKY TTL OCTAL EDGE TRIGGERED D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS MONOLITHIC SILICON《微型电路 数字型 改进型肖特基晶体管晶体管逻辑电.pdf_第4页
第4页 / 共14页
DLA SMD-5962-97590 REV A-2007 MICROCIRCUIT DIGITAL ADVANCED SCHOTTKY TTL OCTAL EDGE TRIGGERED D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS MONOLITHIC SILICON《微型电路 数字型 改进型肖特基晶体管晶体管逻辑电.pdf_第5页
第5页 / 共14页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Update drawing to current requirements. Editorial changes throughout. - gap 07-01-18 Raymond Monnin REV SHET REV SHET REV STATUS REV A A A A A A A A A A A A A OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Rick Officer DEFENSE

2、 SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Rajesh Pithadia COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Raymond Monnin MICROCIRCUIT, DIGITAL, ADVANCED SCHOTTKY TTL, OCTAL EDGE TRIGGERED AND AGENCIES OF THE DEP

3、ARTMENT OF DEFENSE DRAWING APPROVAL DATE 97-06-19 D-TYPE FLIP FLOPS WITH THREE STATE OUTPUTS, MONOLITHIC SILICON AMSC N/A REVISION LEVEL A SIZE A CAGE CODE 67268 5962-97590 SHEET 1 OF 13 DSCC FORM 2233 APR 97 5962-E627-06 Provided by IHSNot for ResaleNo reproduction or networking permitted without l

4、icense from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q a

5、nd M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. The PIN is as shown in the follo

6、wing example: 5962 - 97590 01 Q R X Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF

7、-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s

8、) identify the circuit function as follows: Device type Generic number Circuit function 01 54F374 Octal edge triggered D-type flip flops with three state outputs 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device c

9、lass Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as

10、 designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line S GDFP2-F20 or CDFP3-F20 20 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for

11、 device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 3

12、 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ Supply voltage range (VCC) . -0.5 V to +7.0 V Input voltage range (VIN) . -1.2 V to +7.0 V 2/ Input current range (IIN) . -30 mA and +5 mA Voltage range applied to any output in the high state . -0.5 V to VCC Voltage range applied to any output

13、 in the disabled or power-off state . -0.5 V to 5.5 V Current into any output in the low state . 40 mA Power dissipation (PD) 700 mW Storage temperature range . -65C to +150C Junction temperature (TJ) +175C Thermal resistance, junction-to-case (JC) See MIL-STD-1835 1.4 Recommended operating conditio

14、ns. Supply voltage range (VCC) . 4.5 V to 5.5 V High-level input voltage (VIH) . 2 V Low-level input voltage (VIL) 0.8 V Input clamp current (IIK) . -18 mA High-level output current (IOH) . -3 mA Low-level output current (IOL) 20 mA Case operating free-air temperature (TC) -55C to +125C 2. APPLICABL

15、E DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT

16、OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103

17、 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, P

18、A 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

19、 _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ The input voltage ratings may be exceeded provided the input current ratings are observed. Provided by IHSNot for Res

20、aleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for

21、device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for devi

22、ce class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and

23、V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2.

24、 3.2.4 Block diagram. The block diagram shall be as specified on figure 3. 3.2.5 Timing diagram. The timing diagram shall be as specified on figure 4. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance charac

25、teristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defin

26、ed in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“

27、on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certifi

28、cation mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a

29、 QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of

30、 compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and here

31、in. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For d

32、evice class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the o

33、ption to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group

34、 number 3 (see MIL-PRF-38535, appendix A). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 5 DSCC FORM 2234 APR 97 TABLE I

35、. Electrical performance characteristics. Test Symbol Conditions -55C TC +125C Group A subgroups Device type Limits Unit unless otherwise specified Min Max Input clamp voltage VIKVCC= 4.5 V, II= -18 mA 1, 2, 3 All -1.2 V High-level output voltage VOHVCC= 4.5 V, IOH= -1 mA 1, 2, 3 All 2.5 V VCC= 4.5

36、V, IOH= -3 mA 2.4 Low level output voltage VOLVCC= 4.5 V, IOL= 20 mA 1, 2, 3 All 0.5 V High level output impedance current IOZHVCC= 5.5 V, VO= 2.7 V 1, 2, 3 All 50 A Low level output impedance current IOZLVCC= 5.5 V, VO= 0.5 V 1, 2, 3 All -50 A Input current IIVCC= 5.5 V, VI= 7 V 1, 2, 3 All 0.1 mA

37、High level input current IIHVCC= 5.5 V, VI= 2.7 V 1, 2, 3 All 20 A Low level input current IILVCC= 5.5 V, VI= 0.5 V 1, 2, 3 All -0.6 mA Output short circuit 1/ current IOSVCC= 5.5 V, VO= 0 V 1, 2, 3 All -60 -150 mA Impedance supply current ICCVCC= 5.5 V 2/ 1, 2, 3 All 86 mA Functional test 3/ VIN= V

38、IHmin or VILmax verify output VO, see 4.4.1c 7, 8 All L H Clock frequency fCLKVCC= 5 V 9 All 0 100 MHz VCC= 4.5 V to 5.5 V 10, 11 0 60 Pulse duration tWVCC= 5 V, CLK high, 9, 10, 11 All 7 ns VCC= 5 V, CLK low 6 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking

39、 permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TC +125C Group A su

40、bgroups Device type Limits Unit unless otherwise specified Min Max Setup time, data before tSUHigh, VCC= 5.5 V 9 All 2 ns CLK 10, 11 2.5 Low, VCC= 4.5 V 9, 10,11 2 Hold time, data after CLK tHHigh, VCC= 5.5 V 9,10, 11 All 2 ns Low, VCC= 4.5 V 9 2 10, 11 2.5 Maximum frequency fMAX4/ 9 All 100 MHz 5/

41、10, 11 60 CLK input to Q output tPLH4/ 9 All 3.2 8.5 ns timing 5/ 10, 11 3.2 10.5 tPHL4/ 9 3.2 8.5 5/ 10, 11 3.2 11 Propagation delay time, tPZH4/ 9 All 1.2 11.5 ns OE input to Q output 5/ 10, 11 1.2 14 tPZL4/ 9 1.2 7.5 5/ 10, 11 1.2 10 Propagation delay time, tPHZ4/ 9 All 1.2 7 ns OE input to Q out

42、put 5/ 10, 11 1.2 8 tPLZ4/ 9 1.2 5.5 5/ 10, 11 1.2 7.5 1/ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. 2/ ICCZis measured with OE at 4.5 V and all other inputs grounded. 3/ Tests shall be performed in sequence, attributes d

43、ata only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed,

44、if not tested, to the truth table in figure 2 herein. Function tests shall be performed in sequence as approved by the qualifying activity on qualified devices. 4/ For group A subgroup 9, VCC= 5 V, CL= 50 pF, and RL= 500 . 5/ For group A subgroups 10, 11, VCC= 4.5 V to 5.5 V, CL= 50 pF, and RL= 500

45、. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 7 DSCC FORM 2234 APR 97 Device type 01 Case outlines R, S, and 2 Termina

46、l number Terminal symbol 1 OE 2 1 Q 3 1 D 4 2 D 5 2 Q 6 3 Q 7 3 D 8 4 D 9 4 Q 10 GND 11 CLK 12 5 Q 13 5 D 14 6 D 15 6 Q 16 7 Q 17 7 D 18 8 D 19 8 Q 20 VCCFIGURE 1. Terminal connections. INPUTS OUTPUT OE CLK D Q L H H L L L L H or L X Q0H X X ZNOTE: Table applies to each flip flop. FIGURE 2. Truth ta

47、ble. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 8 DSCC FORM 2234 APR 97 FIGURE 3. Block diagram. Provided by IHSNot f

48、or ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 9 DSCC FORM 2234 APR 97 FIGURE 4. Timing diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97590 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 10 DSCC

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1