DLA DSCC-VID-V62 04656 REV B-2012 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf

上传人:ownview251 文档编号:689133 上传时间:2018-12-30 格式:PDF 页数:11 大小:205.88KB
下载 相关 举报
DLA DSCC-VID-V62 04656 REV B-2012 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第1页
第1页 / 共11页
DLA DSCC-VID-V62 04656 REV B-2012 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第2页
第2页 / 共11页
DLA DSCC-VID-V62 04656 REV B-2012 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第3页
第3页 / 共11页
DLA DSCC-VID-V62 04656 REV B-2012 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第4页
第4页 / 共11页
DLA DSCC-VID-V62 04656 REV B-2012 MICROCIRCUIT DIGITAL LOW VOLTAGE CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第5页
第5页 / 共11页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add device type 02. Add case outline Y. Update boilerplate to current revision. - CFS 06-12-15 Thomas M. Hess B Update boilerplate paragraphs to current requirements. - PHN 12-07-23 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO

2、: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV B B B B B B B B B B B PAGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY Charles F. Saffle DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990

3、Original date of drawing CHECKED BY Charles F. Saffle TITLE MICROCIRCUIT, DIGITAL, LOW VOLTAGE CMOS, QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS, MONOLITHIC SILICON YY-MM-DD 04-02-24 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/04656 REV B PAGE 1 OF 11 AMSC N/A 5962-V086-12

4、 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance quadr

5、uple bus buffer gate with 3-state outputs microcircuit, with an operating temperature range of -40C to +85C for device 01 and an operating temperature range of -55C to +125C for device 02. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The

6、 vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: V62/04656 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LV

7、C125A-EP Quadruple bus buffer gate with 3-state outputs 02 SN74LVC125A-EP Quadruple bus buffer gate with 3-state outputs 1.2.2 Case outlines. The case outlines are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 14 MO-153 Plastic small-outline Y 14 MS-012 Plastic smal

8、l-outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other Provided by IHSNot for ResaleNo reproduction or

9、networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 3 1.3 Absolute maximum ratings. 1/ Supply voltage range (VCC) . -0.5 V to 6.5 V Input voltage range (VI) . -0.5 V to 6.5 V 2/ Output voltage range

10、 (VO) . -0.5 V to VCC+ 0.5 V 2/ 3/ Input clamp current (IIK) (VI 0) -50 mA Output clamp current (IOK) (VO 0) . -50 mA Continuous output current (IO) . 50 mA Continuous current through VCCor GND . 100 mA Package thermal impedance (JA): 4/ Case outline X . 113C/W Case outline Y . 86.2C/W Storage tempe

11、rature range (TSTG) . -65C to 150C 1.4 Recommended operating conditions. 5/ Supply voltage range (VCC): Operating 1.65 V to 3.6 V Data retention only 1.5 V minimum Minimum high level input voltage (VIH): (VCC= 1.65 V to 1.95 V) 0.65 x VCC(VCC= 2.3 V to 2.7 V) 1.7 V (VCC= 2.7 V to 3.6 V) 2.0 V Maximu

12、m low level input voltage (VIL): (VCC= 1.65 V to 1.95 V) 0.35 x VCC(VCC= 2.3 V to 2.7 V) 0.7 V (VCC= 2.7 V to 3.6 V) 0.8 V Input voltage range (VI) . 0.0 V to 5.5 V Output voltage range (VO) . 0.0 V to VCCMaximum high level output current (IOH): VCC= 1.65 V -4 mA VCC= 2.3 V -8 mA VCC= 2.7 V -12 mA V

13、CC= 3.0 V -24 mA Maximum low level output current (IOL): VCC= 1.65 V 4 mA VCC= 2.3 V 8 mA VCC= 2.7 V 12 mA VCC= 3.0 V 24 mA Maximum input transition rise or fall rate (t/v) . 8 ns/V Operating free-air temperature range (TA): Case outline X . -40C to +85C Case outline Y . -55C to +125C 1/ Stresses be

14、yond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-max

15、imum-rated conditions for extended periods may affect device reliability. 2/ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 3/ The value of VCCis provided in the recommended operating conditions table. 4/ The package therma

16、l impedance is calculated in accordance with JESD 51-7. 5/ All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZ

17、E A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 4 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEP95 Registered and Standard Outlines for Semiconductor Devices JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages (Copies of these

18、 documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201.) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and

19、as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommen

20、ded operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outlines. The case outlines shal

21、l be as shown in 1.2.2 and figure 1. 3.5.2 Truth table. The truth table shall be as shown in figure 2. 3.5.3 Logic diagram. The logic diagram shall be as shown in figure 3. 3.5.4 Terminal connections. The terminal connections shall be as shown in figure 4. 3.5.5 Test circuit and timing waveforms. Th

22、e test circuit and timing waveforms shall be as shown in figure 5. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 5 TABLE I. Electrical performan

23、ce characteristics. 1/ Test Symbol Conditions VCCTemperature, TADevice type Limits Unit Min Max High level output voltage VOHIOH= -100 A 1.65 V to 3.6 V Device 01: 25C, -40C to 85C, Device 02: 25C, -55C to 125C 01, 02 VCC 0.2 V IOH= -4 mA 1.65 V 1.2 IOH= -8 mA 2.3 V 1.7 IOH= -12 mA 2.7 V 2.2 3.0 V 2

24、.4 IOH= -24 mA 3.0 V 2.2 Low level output voltage VOLIOL= 100 A 1.65 V to 3.6 V 0.2 V IOL= 4 mA 1.65 V 0.45 IOL= 8 mA 2.3 V 0.7 IOL= 12 mA 2.7 V 0.4 IOL= 24 mA 3.0 V 0.55 Input current IIVI= 5.5 V or GND 3.6 V 5 A Three-state output leakage current IOZVO= VCCor GND 3.6 V 10 A Quiescent supply curren

25、t ICCVI= VCCor GND IO= 0 A 3.6 V 10 A Quiescent supply current delta ICCOne input at VCC 0.6 V, Other inputs at VCCor GND 2.7 V to 3.6 V 500 A Input capacitance CiVI= VCCor GND 3.3 V 25C 5 TYP pF Power dissipation capacitance per gate Cpdf = 10 MHz 1.8 V 7.4 TYP pF 2.5 V 11.3 TYP 3.3 V 15 TYP Provid

26、ed by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 6 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Conditions VCCTemperature,

27、 TADevice type Limits Unit Min Max Propagation delay time, A to Y tpdSee figure 5. 1.8 V 0.15 V 25C, -40C to 85C 01 1 12.3 ns 2.5 V 0.2 V 1 6.3 2.7 V 5.5 3.3 V 0.3 V 1 4.8 1.8 V 0.15 V 25C, -55C to 125C 02 12.3 ns 2.5 V 0.2 V 8 2.7 V 7 3.3 V 0.3 V 5.8 Propagation delay time, outputs enabled, OE to Y

28、 tenSee figure 5. 1.8 V 0.15 V 25C, -40C to 85C 01 1 14.3 ns 2.5 V 0.2 V 1 7.4 2.7 V 6.6 3.3 V 0.3 V 1 5.4 1.8 V 0.15 V 25C, -55C to 125C 02 14.3 ns 2.5 V 0.2 V 9 2.7 V 8.5 3.3 V 0.3 V 6.5 Propagation delay time, outputs disabled, OE to Y tdisSee figure 5. 1.8 V 0.15 V 25C, -40C to 85C 01 1 11.1 ns

29、2.5 V 0.2 V 1 5.6 2.7 V 5 3.3 V 0.3 V 1 4.6 1.8 V 0.15 V 25C, -55C to 125C 02 11.1 ns 2.5 V 0.2 V 5.6 2.7 V 6 3.3 V 0.3 V 5.6 Output skew tsk(o)3.3 V 0.3 V Device 01: 25C, -40C to 85C, Device 02: 25C, -55C to 125C 01, 02 1 ns 1/ Testing and other quality control techniques are used to the extent dee

30、med necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterizatio

31、n and/or design. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 7 Case X Dimensions Symbol Millimeters Inches Symbol Millimeters Inches Min Max M

32、in Max Min Max Min Max A - 1.20 - 0.047 E 4.30 4.50 0.169 0.177 A1 0.05 0.15 0.002 0.006 E1 6.20 6.60 0.244 0.260 b 0.19 0.30 0.007 0.012 e 0.65 BSC 0.026 BSC c 0.15 NOM 0.006 NOM L 0.50 0.75 0.020 0.030 D 4.90 5.10 0.193 0.201 NOTES: 1. All linear dimensions are in millimeters (inches). 2. This cas

33、e outline is subject to change without notice. 3. Body dimensions do not include mold flash or protrusion, not to exceed 0.15 millimeters (0.006 in). 4. Fall within JEDEC MO-153. FIGURE 1. Case outlines. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-

34、,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 8 Case Y Dimensions Symbol Inches Millimeters Symbol Inches Millimeters Min Max Min Max Min Max Min Max A - 0.069 - 1.75 E 0.150 0.157 3.80 4.00 A1 0.004 0.010 0.10 0.25 E1 0.228 0.244 5.80 6.20

35、 b 0.012 0.020 0.31 0.51 e 0.50 BSC 1.27 BSC c 0.007 0.010 0.17 0.25 L 0.016 0.050 0.40 1.27 D 0.337 0.344 8.55 8.75 NOTES: 1. All linear dimensions are in inches (millimeters). 2. This case outline is subject to change without notice. 3. Body dimensions do not include mold flash or protrusion, not

36、to exceed 0.006 in (0.15 millimeters). 4. Fall within JEDEC MS-012, variation AB. FIGURE 1. Case outlines - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO.

37、V62/04656 REV B PAGE 9 (each buffer) Inputs Output OE A Y L H H L L L H X Z H = High voltage level L = Low voltage level X = Immaterial Z = High impedance state FIGURE 2. Truth table. FIGURE 3. Logic diagram. Case outlines: X and Y Terminal number Terminal symbol Terminal number Terminal symbol 1 1O

38、E8 3Y 2 1A 9 3A 3 1Y 10 3OE4 2OE11 4Y 5 2A 12 4A 6 2Y 13 4OE7 GND 14 VCCFIGURE 4. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B

39、 PAGE 10 NOTES: 1. CLincludes probe and jig capacitance. 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the outpu

40、t control. 3. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO= 50 . 4. tPLZand tPHZare the same as tdis. 5. tPZLand tPZHare the same as ten. 6. tPLHand tPHLare the same as tpd. 7. The outputs are measured one at a time with one input transition per me

41、asurement. FIGURE 5. Test circuit and timing waveforms. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04656 REV B PAGE 11 4. VERIFICATION 4.1 Product assurance r

42、equirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as

43、applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are cl

44、assified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3

45、Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http:/www.la

46、ndandmaritime.dla.mil/Programs/Smcr/. Vendor item drawing administrative control number 1/ Device manufacturer CAGE code Vendor part number Top side marking V62/04656-01XE 01295 SN74LVC125AIPWREP C125AEP V62/04656-02YE 01295 SN74LVC125AMDREP 125AMEP 1/ The vendor item drawing establishes an administ

47、rative control number for identifying the item on the engineering documentation. CAGE code Source of supply 01295 Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1