DLA SMD-5962-77020 REV F-2011 MICROCIRCUIT DIGITAL CMOS STROBED HEX INVERTER BUFFER MONOLITHIC SILICON.pdf

上传人:hopesteam270 文档编号:698576 上传时间:2019-01-02 格式:PDF 页数:16 大小:117.18KB
下载 相关 举报
DLA SMD-5962-77020 REV F-2011 MICROCIRCUIT DIGITAL CMOS STROBED HEX INVERTER BUFFER MONOLITHIC SILICON.pdf_第1页
第1页 / 共16页
DLA SMD-5962-77020 REV F-2011 MICROCIRCUIT DIGITAL CMOS STROBED HEX INVERTER BUFFER MONOLITHIC SILICON.pdf_第2页
第2页 / 共16页
DLA SMD-5962-77020 REV F-2011 MICROCIRCUIT DIGITAL CMOS STROBED HEX INVERTER BUFFER MONOLITHIC SILICON.pdf_第3页
第3页 / 共16页
DLA SMD-5962-77020 REV F-2011 MICROCIRCUIT DIGITAL CMOS STROBED HEX INVERTER BUFFER MONOLITHIC SILICON.pdf_第4页
第4页 / 共16页
DLA SMD-5962-77020 REV F-2011 MICROCIRCUIT DIGITAL CMOS STROBED HEX INVERTER BUFFER MONOLITHIC SILICON.pdf_第5页
第5页 / 共16页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Convert to SMD format. Editorial changes throughout. Redrawn 92-11-18 Monica L. Poelking B Add device type 02. Add CAGE 34371 as a source of supply. Technical changes in 1.3 and 1.4 and table I. Boilerplate update. Editorial changes throughout. 9

2、3-11-19 Monica L.Poelking C Changes IAW NOR 5962-R081-94 ltg. 93-12-29 Monica l. Poelking D Update boilerplate to MIL-PRF-38535 requirements. jak 01-01-24 Thomas M. HessE Made change to paragraph 3.5. Update boilerplate to MIL-PRF-38535 requirements. LTG 05-01-26 Thomas M. Hess F Update boilerplate

3、paragraphs to the current MIL-PRF-38535 requirements. - LTG 11-03-24 David J. Corbett CURRENT CAGE CODE 67268 REV SHET REV F SHET 15 REV STATUS REV F F F F F F F F F F F F F F OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY A. J. Foley DLA LAND AND MARITIME COLUMBUS, OHIO 43218

4、-3990 http:/www.dscc.dla.mil STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY C. R. Jackson APPROVED BY Nelson A. Hauck MICROCIRCUIT, DIGITAL, CMOS, STROBED HEX INVERTER/BUFFER, MONOLITHIC SILICON DRAWING

5、 APPROVAL DATE 77-08-18 REVISION LEVEL F SIZE A CAGE CODE 14933 77020 SHEET 1 OF 15 DSCC FORM 2233 APR 97 5962-E273-11 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 432

6、18-3990 REVISION LEVEL F SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the

7、 following example: 77020 01 E A Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 4502B Strobed hex inverter/buffer 02 4502B Strobed h

8、ex inverter/buffer 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual-in-line F GDFP2-F16 or CDFP3-F16 16 Flat pack 1.2.3 Lead finish. The lead finish is as specif

9、ied in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. 1/ Supply voltage range (VDD) (01) (voltage referenced to VSS) . -0.5 V dc to +18.0 V dc Supply voltage range (VDD) (02) (voltage referenced to VSS) . -0.5 V dc to +20.0 V dc Input voltage range -0.5 V dc to VDD+ 0.5 V dc Storage temper

10、ature range (TSTG) . -65C to +150C Maximum power dissipation (PD) . 500 mW 2/ Lead temperature (soldering, 10 seconds) +260C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 Junction temperature (TJ) . +175C 1.4 Recommended operating conditions. Supply voltage range (VDD) (01) . +3.0 V d

11、c to +15.0 V dc Supply voltage range (VDD) (02) . +3.0 V dc to +18.0 V dc Minimum high level input voltage (VIH) . +3.5 V dc at VDD= 5.0 V dc Minimum low level input voltage (VIL). +1.5 V dc at VDD= 5.0 V dc Case operating temperature range (TC) . -55C to +125C 1/ Stresses above the absolute maximum

12、 rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ For TA= +100C, derate linearly at 12 mW/C to 200 mW. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDAR

13、D MICROCIRCUIT DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 3 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the

14、extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Me

15、thod Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.da

16、ps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Not

17、hing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified h

18、erein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved progra

19、m plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect

20、 the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appe

21、ndix A and herein. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram sha

22、ll be as specified on figure 3. 3.2.5 Switching waveforms. The switching waveforms shall be as specified on figure 4. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 4321

23、8-3990 REVISION LEVEL F SHEET 4 DSCC FORM 2234 APR 97 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements

24、. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the m

25、anufacturers PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“

26、certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate o

27、f compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required i

28、n MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Land and Maritime, DLA

29、Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitte

30、d without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device types

31、Group A subgroups Limits Unit Min Max High-level output voltage VOHVDD= 5.0 V VIN= 0.0 V or VDD01 1, 2, 3 4.95 V VDD= 10.0 V 9.95 VDD= 15.0 V 14.95 Low-level output voltage VOLVDD= 5.0 V VIN= VDDor 0.0 V 01 1, 2, 3 0.05 V VDD= 10.0 V 0.05 VDD= 15.0 V 0.05 Low-level input voltage VIL1/ VO= 4.5 V or 0

32、.5 V VDD= 5.0 V 01 1, 2, 3 1.5 V VO= 9.0 V or 1.0 V VDD= 10.0 V 3.0 VO= 13.5 V or 1.5 V VDD= 15.0 V 4.0 High-level input voltage VIH1/ VO= 4.5 V or 0.5 V VDD= 5.0 V 01 1, 2, 3 3.5 V VO= 9.0 V or 1.0 V VDD= 10.0 V 7.0 VO= 13.5 V or 1.5 V VDD= 15.0 V 11.0 High-level output current IOHVOH= 2.5 V VDD= 5

33、.0 V 01 1, 2, 3 -0.7 mA VOH= 4.6 V VDD= 5.0 V -0.14 VOH= 9.5 V VDD= 10.0 V -0.35 VOH= 13.5 V VDD= 15.0 V -1.1 Low-level output current IOLVOL= 0.4 V VDD= 5.0 V 01 1, 2, 3 2.0 mA VOL= 0.5 V VDD= 10.0 V 4.4 VOL= 1.5 V VDD= 15.0 V 16.0 Input current IINVDD= 15 V 01 1, 2, 3 1.0 A Three-state leakage cur

34、rent ITLVDD= 15 V 01 1, 2, 3 3.0 A Input capacitance CINVIN= 0.0 V, See 4.3.1c 01 4 7.5 pF Quiescent current IDDVDD= 5.0 V 01 1, 2, 3 30.0 A VDD= 10.0 V 60.0 VDD= 15.0 V 120.0 Functional tests See 4.3.1d 01 7, 8 L H Propagation delay time, data to output tPHL1CL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01

35、 9 270.0 ns VDD= 10.0 V 2/ 110.0 VDD= 15.0 V 2/ 80.0 CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 340.0 ns VDD= 10.0 V 145.0 VDD= 15.0 V 105.0 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT

36、DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device types Group A subgroups Limits Unit Min Max Pro

37、pagation delay time, data or inhibit to output tPLH1CL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01 9 590.0 ns VDD= 10.0 V 2/ 260.0VDD= 15.0 V 2 190.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 740.0 ns VDD= 10.0 V 340.0 VDD= 15.0 V 245.0 Propagation delay time, inhibit to output tPHL2CL= 50 pF Min

38、RL= 200 k 3/ VDD= 5.0 V 01 9 670.0 ns VDD= 10.0 V 2/ 290.0VDD= 15.0 V 2 190.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 840.0 ns VDD= 10.0 V 375.0 VDD= 15.0 V 245.0 Transition time tTHLCL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01 9 100.0 ns VDD= 10.0 V 2/ 50.0VDD= 15.0 V 2 40.0CL= 50 pF Min RL=

39、200 k 2/ 3/ VDD= 5.0 V 01 10, 11 150.0 ns VDD= 10.0 V 75.0 VDD= 15.0 V 60.0 tTLHCL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01 9 200.0 ns VDD= 10.0 V 2/ 100.0VDD= 15.0 V 2 80.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 300.0 ns VDD= 10.0 V 150.0 VDD= 15.0 V 120.0 Propagation delay time, output hig

40、h to high impedance tPHZCL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01 9 130.0 ns VDD= 10.0 V 2/ 60.0VDD= 15.0 V 2 50.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 165.0 ns VDD= 10.0 V 80.0 VDD= 15.0 V 65.0 Propagation delay time, high impedance to output high tPZHCL= 50 pF Min RL= 200 k 3/ VDD= 5.0

41、 V 01 9 520.0 ns VDD= 10.0 V 2/ 210.0VDD= 15.0 V 2 160.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 650.0 ns VDD= 10.0 V 275.0 VDD= 15.0 V 210.0 See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCU

42、IT DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device types Group A subgroups Limits Unit Min Max

43、Propagation delay time, output low to high impedance tPLZCL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01 9 300.0 ns VDD= 10.0 V 2/ 140.0VDD= 15.0 V 2 110.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 375.0 ns VDD= 10.0 V 180.0 VDD= 15.0 V 145.0 Propagation delay time, high impedance to output low tPZ

44、LCL= 50 pF Min RL= 200 k 3/ VDD= 5.0 V 01 9 320.0 ns VDD= 10.0 V 2/ 130.0VDD= 15.0 V 2 100.0CL= 50 pF Min RL= 200 k 2/ 3/ VDD= 5.0 V 01 10, 11 400.0 ns VDD= 10.0 V 170.0 VDD= 15.0 V 130.0 High-level output voltage VOHVDD= 5.0 V 2/ VIN= 0.0 V or VDD02 1, 2, 3 4.95 V VDD= 10.0 V 2/ 9.95 VDD= 15.0 V 14

45、.95 Low-level output voltage VOLVDD= 5.0 V 2/ VIN= VDDor 0.0 V 02 1, 2, 3 0.05 V VDD= 10.0 V 2/ 0.05VDD= 15.0 V 0.05 Low-level input voltage VIL1/ VO= 4.5 V or 0.5 V VDD= 5.0 V 02 1, 2, 3 1.5 V VO= 9.0 V or 1.0 V VDD= 10.0 V 3.0 VO= 13.5 V or 1.5 V VDD= 15.0 V 4.0 High-level input voltage VIH1/ VO=

46、4.5 V or 0.5 V VDD= 5.0 V 02 1, 2, 3 3.5 V VO= 9.0 V or 1.0 V VDD= 10.0 V 7.0 VO= 13.5 V or 1.5 V VDD= 15.0 V 11.0 High-level output current IOH4/ VOH= 2.5 V VDD= 5.0 V 02 1, 2, 3 -1.15 mA VOH= 4.6 V VDD= 5.0 V -0.36 VOH= 9.5 V VDD= 10.0 V -0.90 VOH= 13.5 V VDD= 15.0 V -2.4 Low-level output current

47、IOL4/ VOL= 0.4 V VDD= 5.0 V 02 1, 2, 3 2.16 mA VOL= 0.5 V VDD= 10.0 V 5.4 VOL= 1.5 V VDD= 15.0 V 14.4 Input current IINVDD= 20.0 V 5/ 02 1, 2, 3 1.0 A Three-state leakage current ITLVDD= 20.0 V 5/ 02 1, 2, 3 12.0 A Input capacitance CNVIN= 0.0 V, See 4.3.1c 02 4 7.5 pF See footnotes at end of table.

48、 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 77020 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL F SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Test conditions -55C TC +125C unless otherwise specified Device types Group A subgroups Limits Unit Min Max Quiescent current IDDVDD= 5.0 V 2/ 02 1, 2, 3 30.0 A VDD= 10.0 V 2/ 60.0VDD= 15.0 V 2 120.0VDD= 20.0 V 5

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1