DLA SMD-5962-86072 REV E-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL BINARY COUNTER MONOLITHIC SILICON.pdf

上传人:diecharacter305 文档编号:698843 上传时间:2019-01-02 格式:PDF 页数:15 大小:113.02KB
下载 相关 举报
DLA SMD-5962-86072 REV E-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL BINARY COUNTER MONOLITHIC SILICON.pdf_第1页
第1页 / 共15页
DLA SMD-5962-86072 REV E-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL BINARY COUNTER MONOLITHIC SILICON.pdf_第2页
第2页 / 共15页
DLA SMD-5962-86072 REV E-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL BINARY COUNTER MONOLITHIC SILICON.pdf_第3页
第3页 / 共15页
DLA SMD-5962-86072 REV E-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL BINARY COUNTER MONOLITHIC SILICON.pdf_第4页
第4页 / 共15页
DLA SMD-5962-86072 REV E-2009 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL BINARY COUNTER MONOLITHIC SILICON.pdf_第5页
第5页 / 共15页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Table I, pages 4 and 5, change: VOHfrom 2.5 V to 2.4 V. fMAX(Min), subgroup 9, from 100 MHz to 90 MHz and subgroups 10 and 11 from 90 MHz to 75 MHz. tPLH4, subgroups 10 and 11 from 15.5 ns to 16.5 ns. Add “5962“ to the military drawing number in

2、6.4. Editorial changes on pages 2 and 8. Change code ident. to 67268. 87-07-24 D. R. Cool B Technical changes in 1.4, recommended operating conditions. Increased setup and hold time. Delete footnote 2/ from table I. Table I fMAXtest from 75 MHz to 60 MHz. Table I tPHL2through tPHL4increase maximum l

3、imits. Made editorial changes throughout document. Change in table II. Add CAGE 27014 to all packages. Add figure 5. - ltg 89-01-03 D. R. Cool C Table I, maximum clock frequency, symbol column, add “2/“. Add footnote 2/ at the end of the table as follows: “2/ fMAX, if not tested shall be guaranteed

4、to the specified limits.“ - tvn 93-05-05 Monica L. Poelking D Update to reflect latest changes in format and requirements. Change LOAD to PE on Figure 4. Editorial changes throughout. - les 02-03-07 Raymond Monnin E Update drawing to current requirements. Editorial changes throughout. - gap 09-04-14

5、 Joseph D. Rodenbeck CURRENT CAGE CODE IS 67268 The original first sheet of this drawing has been replaced. REV SHET REV SHET REV STATUS REV E E E E E E E E E E E E E E OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY David W. Queenan CHECKED BY N. A. Hauck DEFENSE SUPPLY CENTER

6、 COLUMBUS COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil APPROVED BY N. A. Hauck STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 87-01-28 MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, BINAR

7、Y COUNTER, MONOLITHIC SILICON AMSC N/A REVISION LEVEL E SIZE A CAGE CODE 14933 5962-86072 SHEET 1 OF 14 DSCC FORM 2233 APR 97 5962-E055-09 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY

8、CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). T

9、he complete PIN is as shown in the following example: 5962-86072 01 E X Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54F169 synchr

10、onous 4-bit up/down binary counter 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or GDIP2-T16 16 Dual-in-line F GDFP2-F16 or GDFP3-F16 16 Flat 2 CQCC1-N20 20 Square chip carrier 1

11、.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage -0.5 V dc minimum to +7.0 V dc maximum Input voltage range -1.2 V dc at -18 mA to +7.0 V dc Storage temperature range -65C to +150C Maximum power dissipation (PD) per device 1

12、/ 413 mW Lead temperature (soldering, 10 seconds) +300C Thermal resistance, junction-to-case (JC) See MIL-STD-1835 Junction temperature (TJ) +175C 1.4 Recommended operating conditions. Supply voltage range (VCC) +4.5 V dc minimum to +5.5 V dc maximum Minimum high level input voltage (VIH) . 2.0 V dc

13、 Maximum low level input voltage (VIL) . 0.8 V dc Case operating temperature range (TC) -55C to +125C Minimum setup time, Dnto CP: TC= +25C . 4.0 ns TC= -55C, +125C 4.5 ns Minimum hold time, Dnto CP: TC= +25C . 3.0 ns TC= -55C, +125C 3.5 ns _ 1/ Maximum power dissipation is defined as VCCx ICC. Must

14、 withstand the added PDdue to short circuit test (e.g. IOS). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 3 DSCC FORM 2

15、234 APR 97 Minimum setup time, CEP or CET to CP: TC= +25C 7.0 ns TC= -55C, +125C . 8.0 ns Minimum hold time, CEP or CET to CP 1.0 ns Minimum setup time, PE to CP: TC= +25C 8.0 ns TC= -55C, +125C . 10.0 ns Minimum hold time, PE to CP 1.0 ns Minimum setup time, U/ D to CP: TC= +25C 11.0 ns TC= -55C, +

16、125C . 14.0 ns Minimum hold time, U/ D to CP 0.0 ns Minimum width of clock pulse 9.0 ns 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise s

17、pecified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 -

18、 Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or from the Standard

19、ization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes a

20、pplicable laws and regulations unless a specific exemption has been obtained. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SH

21、EET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML

22、) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as doc

23、umented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-385

24、35 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 he

25、rein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth tables. The truth tables shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Counting sequence. The counting sequence shall be as s

26、pecified on figure 4. 3.2.6 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 5. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shal

27、l apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, ap

28、pendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5

29、.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow o

30、ption is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply

31、shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawin

32、g. 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing. 3.9 Verification and review. DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offsho

33、re documentation shall be made available onshore at the option of the reviewer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E

34、SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TC+125C Group A subgroups Limits Unit unless otherwise specified Min Max High level output voltage VOH VCC= 4.5 V, IOH= -1.0 mA, VIL= 0.8 V, VIH= 2.0 V 1, 2, 3 2.4 V Low level output voltage VO

35、L VCC= 4.5 V, IOL= 20 mA, VIL= 0.8 V, VIH= 2.0 V 1, 2, 3 0.5 V Input clamp voltage VI CVCC= 4.5 V, IIH= -18 mA 1, 2, 3 -1.2 V High level input current II H1 VCC= 5.5 V, VIN= 2.7 V 1, 2, 3 20 A II H2 VCC= 5.5 V, VIN= 7.0 V 1, 2, 3 100 A Low level input current IILCET input 1, 2, 3 -1.2 mA VCC= 5.5 V,

36、 VIN= 0.5 V other inputs 1, 2, 3 -0.6 mA Short circuit output current IOS VCC= 5.5 V, VOS= 0.0 V 1/ 1, 2, 3 -60 -150 mA Supply current ICC VCC= 5.5 V 1, 2, 3 75 mA Functional tests See 4.3.1c 7, 8 Maximum clock fMAXVCC= 5.0 V 9 90 MHz frequency 2/ RL= 500 10, 11 60 MHz Propagation delay time, tPLH1

37、CL= 50 pF 9 9 ns CP to Qn See figures 4 and 5 10, 11 12 ns ( PE high or low) tPHL1 9 ns10, 11 16 nsPropagation delay time, tPLH2 nsCP to TC10, 11 21 ns tPHL2 9 12 ns10, 11 15 nsSee footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IH

38、S-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TC+125C unless otherwise specified Group A subgroupsL

39、imits Unit Min MaxPropagation delay time, tPLH3 VCC= 5.0 V 9 6 ns CET to TCRL = 500 10, 11 9 ns tPHL3 CL= 50 pF 9 11 ns See figures 4 and 5 10, 11 12 ns Propagation delay time, tPLH4 9 15 nsU/ D to TC10, 11 16.5 nstPHL4 9 12 ns 10, 11 14 ns1/ Not more than one output will be tested at one time and t

40、he duration of the test condition shall not exceed 1 second. 2/ fMAX, if not tested, shall be guaranteed to the specified limits. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY CENTER CO

41、LUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 7 DSCC FORM 2234 APR 97 Device type 01 Case outlines E and F 2 Terminal number Terminal symbols 1 U/ D NC 2 CP U/ D 3 D0 CP 4 D1 D0 5 D2D1 6 D3NC 7 CEP D28 GND D39 PE CEP 10 CET GND 11 Q3 NC12 Q2 PE 13 Q1 CET 14 Q0 Q3 15 TCQ2 16 VCC NC 17 Q1 18

42、 Q0 19 TC 20 VCC NC = No connection FIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 8 DSCC

43、 FORM 2234 APR 97 PE CEP CET U/ D Action on rising clock edge L X X X Load (Dn-Qn) H L L H Count up (Increment) H L L L Count down (Decrement) H H X X No change (hold) H X H X No change (hold) H = High voltage level L = Low voltage level X = Irelevant Inputs Outputs Operating mode CP U/ D CEP CET PE

44、 DnQn TC Parallel load X X X l l L See note X X X l h H See note Count up h l l h X Count up See note Count down l l l h X Count down See note Hold (do nothing) X h X h X qn See note X X h h X qn H H = High voltage level steady state h = High voltage level one setup time prior to the Low-to-High clo

45、ck transition L = Low voltage level steady state l = Low voltage level one setup time prior to the Low-to-High clock transition X = Irrelevant q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition = Low-to-High clock transition NOTE: TC is LOW w

46、hen CET is LOW and the counter is at terminal count. Terminal count when counting up is HHHH, and terminal count when counting down is LLLL. FIGURE 2. Truth tables. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A

47、5962-86072 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 9 DSCC FORM 2234 APR 97 FIGURE 3. Logic diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86072 DEFENSE SUPPLY

48、 CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 10 DSCC FORM 2234 APR 97 NOTES: 1. Load (presser) to binary thirteen. 2. Count up to fourteen, fifteen (maximum), zero, one, and two. 3. Inhibit. 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen. FIGURE 4. Counting sequence. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAW

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1