DLA SMD-5962-86816 REV D-2008 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT SHIFT REGISTER MONOLITHIC SILICON《微电路数字高速CMOS8位单片移位寄存器》.pdf

上传人:sofeeling205 文档编号:698885 上传时间:2019-01-02 格式:PDF 页数:15 大小:132.91KB
下载 相关 举报
DLA SMD-5962-86816 REV D-2008 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT SHIFT REGISTER MONOLITHIC SILICON《微电路数字高速CMOS8位单片移位寄存器》.pdf_第1页
第1页 / 共15页
DLA SMD-5962-86816 REV D-2008 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT SHIFT REGISTER MONOLITHIC SILICON《微电路数字高速CMOS8位单片移位寄存器》.pdf_第2页
第2页 / 共15页
DLA SMD-5962-86816 REV D-2008 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT SHIFT REGISTER MONOLITHIC SILICON《微电路数字高速CMOS8位单片移位寄存器》.pdf_第3页
第3页 / 共15页
DLA SMD-5962-86816 REV D-2008 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT SHIFT REGISTER MONOLITHIC SILICON《微电路数字高速CMOS8位单片移位寄存器》.pdf_第4页
第4页 / 共15页
DLA SMD-5962-86816 REV D-2008 MICROCIRCUIT DIGITAL HIGH SPEED CMOS 8-BIT SHIFT REGISTER MONOLITHIC SILICON《微电路数字高速CMOS8位单片移位寄存器》.pdf_第5页
第5页 / 共15页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add vendor 27014 for device types 01EX and 012X. Recommended operating conditions, change pulse width (tW) at VCC= 6.0 V and also changed maximum frequency (fMAX) at VCC= 2.0 V. 87-03-04 N. A. Hauck B Update boilerplate to MIL-PRF-38535 requireme

2、nts. Editorial changes throughout. LTG 03-05-15 Thomas M. Hess C Add class V criteria. Add test circuit to figure 4. Add table III, delta limits. Editorial changes throughout. jak 03-08-22 Thomas M. Hess D Update boilerplate to MIL-PRF-38535 requirements. - LTG 08-09-03 Thomas M. Hess CURRENT CAGE C

3、ODE 67268 REV SHET REV SHET REV STATUS REV D D D D D D D D D D D D D D OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Greg A. Pitz CHECKED BY D. A. DiCenzo DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil APPROVED BY Robert P. Evans STANDARD MICR

4、OCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 86-09-19 MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, 8-BIT SHIFT REGISTER, MONOLITHIC SILICON AMSC N/A REVISION LEVEL D SIZE A CAGE CODE 14933 5962-86816 SHEET 1 OF 14 DS

5、CC FORM 2233 APR 97 5962-E503-08 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86816 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scop

6、e. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice o

7、f Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following examples. For device classes M and Q: 5962 - 86816 01 E A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Case outline (see 1.2.4)Lead finish (see 1.2.5

8、) / / Drawing number For device class V: 5962 - 86816 01 V E A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA mark

9、ed devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device

10、 type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54HC595 Shift register, 8-bit with output latches 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed belo

11、w. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device. Device class Device requirements documentation M Vendor self-certification to the requirements for

12、 MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962

13、-86816 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 3 DSCC FORM 2234 APR 97 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual-i

14、n-line F GDFP2-F16 or CDFP3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. 1.3 Absolute maximum ratings. 1/ 2/ Supply voltage range (VCC) -0.5

15、 V dc to +7.0 V dc DC input voltage range (VIN) -0.5 V dc to VCC+ 0.5 V dc DC output voltage range (VOUT) . -0.5 V dc to VCC+ 0.5 V dc Clamp diode current 20 mA DC output current (per pin) (SQH). 25 mA DC output current (per pin) (QA QH) . 35 mA VCCor GND current (per pin) . 70 mA Storage temperatur

16、e range (TSTG) . -65C to +150C Maximum power dissipation (PD) . 500 mW 3/ Lead temperature (soldering 10 seconds) . 260C Thermal resistance, junction-to-case (JC). See MIL-STD-1835 Junction temperature (TJ) 175C 1.4 Recommended operating conditions. 2/ Supply voltage range (VCC) +2.0 V dc to +6.0 V

17、dc Case operating temperature range (TC). -55C to +125C Input rise or fall time (tr, tf): VCC= 2.0 V. 0 to 1000 ns VCC= 4.5 V. 0 to 500 ns VCC= 6.0 V. 0 to 400 ns Minimum setup time, serial data to shift clock (tS): TC= +25C: VCC= 2.0 V. 100 ns VCC= 4.5 V. 20 ns VCC= 6.0 V. 17 ns TC= -55C to +125C:

18、VCC= 2.0 V. 150 ns VCC= 4.5 V. 30 ns VCC= 6.0 V. 26 ns Minimum reset or latch clock or shift clock pulse width (tW): TC= +25C: VCC= 2.0 V. 80 ns VCC= 4.5 V. 16 ns VCC= 6.0 V. 22 ns TC= -55C to +125C: VCC= 2.0 V. 120 ns VCC= 4.5 V. 24 ns VCC= 6.0 V. 20 ns 1/ Stresses above the absolute maximum rating

19、 may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Unless otherwise specified, all voltages are referenced to ground. 3/ For TC= +100C to +125C, derate linearly at 12 mW/C.Provided by IHSNot for ResaleNo reproduction

20、 or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86816 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 Minimum hold time, shift clock to serial data (tH): TC= +25C: VCC= 2.0 V . 25 ns VCC= 4.5 V .

21、5 ns VCC= 6.0 V . 5 ns TC= -55C to +125C: VCC= 2.0 V . 40 ns VCC= 4.5 V . 8 ns VCC= 6.0 V . 7 ns Maximum clock frequency (fMAX): TC= +25C: VCC= 2.0 V . 5 MHz VCC= 4.5 V . 27 MHz VCC= 6.0 V . 32 MHz TC= -55C to +125C: VCC= 2.0 V . 3.6 MHz VCC= 4.5 V . 18 MHz VCC= 6.0 V . 21 MHz Minimum setup time, sh

22、ift clock to latch clock (tS): TC= +25C: VCC= 2.0 V . 100 ns VCC= 4.5 V . 20 ns VCC= 6.0 V . 17 ns TC= -55C to +125C: VCC= 2.0 V . 150 ns VCC= 4.5 V . 30 ns VCC= 6.0 V . 26 ns Minimum recovery time, reset inactive to shift clock (tREC): TC= +25C: VCC= 2.0 V . 50 ns VCC= 4.5 V . 10 ns VCC= 6.0 V . 9

23、ns TC= -55C to +125C: VCC= 2.0 V . 75 ns VCC= 4.5 V . 15 ns VCC= 6.0 V . 13 ns 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified,

24、 the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interfac

25、e Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or from the Standardization D

26、ocument Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86816 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL

27、 D SHEET 5 DSCC FORM 2234 APR 97 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption

28、has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not a

29、ffect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and

30、physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be

31、as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4. 3.3 Electr

32、ical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test re

33、quirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where

34、 marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PR

35、F-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in

36、 MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall b

37、e required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device

38、classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535,

39、appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects t

40、his drawing. 3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the rev

41、iewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCU

42、IT DRAWING SIZE A 5962-86816 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Device type Group A subgroups Limits Unit Conditions 1/ -55C TC +125C unless otherwise specified Min Max V

43、CC= 2.0 V 1.9 VCC= 4.5 V 4.4 VIN= VIHor VILIO 20 A VCC= 6.0 V 5.9 VIN= VIHor VILIO 4.0 mA VCC= 4.5 V 3.7 High level output voltage (SQH) VOH1VIN= VIHor VILIO 5.2 mA VCC= 6.0 V All 1, 2, 3 5.2 V VCC= 2.0 V 0.1 VCC= 4.5 V 0.1 VIN= VIHor VILIO 20 A VCC= 6.0 V 0.1 VIN= VIHor VILIO 4.0 mA VCC= 4.5 V 0.4

44、Low level output voltage (SQH) VOL1VIN= VIHor VILIO 5.2 mA VCC= 6.0 V All 1, 2, 3 0.4 V VCC= 2.0 V 1.9 VCC= 4.5 V 4.4 VIN= VIHor VILIO 20 A VCC= 6.0 V 5.9 VIN= VIHor VILIO 6.0 mA VCC= 4.5 V 3.7 High level output voltage (QA QH) VOH2VIN= VIHor VILIO 7.8 mA VCC= 6.0 V All 1, 2, 3 5.2 V VCC= 2.0 V 0.1

45、VCC= 4.5 V 0.1 VIN= VIHor VILIO 20 A VCC= 6.0 V 0.1 VIN= VIHor VILIO 6.0 mA VCC= 4.5 V 0.4 Low level output voltage (QA QH) VOL2VIN= VIHor VILIO 7.8 mA VCC= 6.0 V All 1, 2, 3 0.4 V VCC= 2.0 V 1.5 VCC= 4.5 V 3.15 High level input voltage 2/ VIHVCC= 6.0 V All 1, 2, 3 4.2 V VCC= 2.0 V 0.3 VCC= 4.5 V 0.

46、9 Low level input voltage 2/ VILVCC= 6.0 V All 1, 2, 3 1.2 V Quiescent current ICCVCC= 6.0 V, VIN= VCCor GND All 1, 2, 3 160 A Input leakage current IINVCC= 6.0 V, VIN= VCCor GND All 1, 2, 3 1.0 A See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted wit

47、hout license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-86816 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Device type Group A subgroups Limits Unit Condition

48、s 1/ -55C TC +125C unless otherwise specified Min Max Three-state output current IOZVO= VCCor GND, VIN= VIHor VILAll 1, 2, 3 10.0 A Input capacitance CINVIN= 0.0 V, TC= 25C See 4.4.1c All 4 10.0 pF Output capacitance COUTVO= 0.0 V, TC= 25C See 4.4.1c All 4 20.0 pF Functional tests See 4.4.1b All 7 L H VCC= 2.0 V 210 VCC= 4.5 V 42 VCC= 6.0 V All 9 36 ns VCC= 2.0 V 315 VCC= 4.5 V 63 Propagation delay time, shift clock to SQH 3/ tPHL1, tPLH1CL= 50 pF 10% See figure 4 VCC= 6

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1