DLA SMD-5962-88698 REV D-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW POWER SCHOTTKY TTL SYNCHRONOUS 4-BIT UP DOWN COUNTER MONOLITHIC SILICON《硅单片同步4位向上 向下计数器双极化数字微电路》.pdf

上传人:amazingpat195 文档编号:699335 上传时间:2019-01-01 格式:PDF 页数:11 大小:104.07KB
下载 相关 举报
DLA SMD-5962-88698 REV D-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW POWER SCHOTTKY TTL SYNCHRONOUS 4-BIT UP DOWN COUNTER MONOLITHIC SILICON《硅单片同步4位向上 向下计数器双极化数字微电路》.pdf_第1页
第1页 / 共11页
DLA SMD-5962-88698 REV D-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW POWER SCHOTTKY TTL SYNCHRONOUS 4-BIT UP DOWN COUNTER MONOLITHIC SILICON《硅单片同步4位向上 向下计数器双极化数字微电路》.pdf_第2页
第2页 / 共11页
DLA SMD-5962-88698 REV D-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW POWER SCHOTTKY TTL SYNCHRONOUS 4-BIT UP DOWN COUNTER MONOLITHIC SILICON《硅单片同步4位向上 向下计数器双极化数字微电路》.pdf_第3页
第3页 / 共11页
DLA SMD-5962-88698 REV D-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW POWER SCHOTTKY TTL SYNCHRONOUS 4-BIT UP DOWN COUNTER MONOLITHIC SILICON《硅单片同步4位向上 向下计数器双极化数字微电路》.pdf_第4页
第4页 / 共11页
DLA SMD-5962-88698 REV D-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED LOW POWER SCHOTTKY TTL SYNCHRONOUS 4-BIT UP DOWN COUNTER MONOLITHIC SILICON《硅单片同步4位向上 向下计数器双极化数字微电路》.pdf_第5页
第5页 / 共11页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R345-92. - tvn 92-10-05 Monica Poelking B Changes in accordance with NOR 5962-R137-96. - les 96-06-05 Michael A. Frye C Add a new package outline letter F. - tdn 97-08-07 Raymond Monnin D Update to current requ

2、irements. Editorial changes throughout. - gap 06-06-05 Raymond Monnin REV SHET REV SHET REV STATUS REV D D D D D D D D D D OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 PMIC N/A PREPARED BY Larry Gauder DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Raymond Monnin COLUMBUS, OHIO 4321

3、8-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Dan DiCenzo MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED LOW POWER SCHOTTKY TTL, SYNCHRONOUS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 88-08-24 4-BIT UP/DOWN COUNTER, MONOLITHIC SILICON A

4、MSC N/A REVISION LEVEL D SIZE A CAGE CODE 67268 5962-88698 SHEET 1 OF 10 DSCC FORM 2233 APR 97 5962-E337-06 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

5、43218-3990 REVISION LEVEL D SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in

6、the following example: 5962-88698 01 E X Drawing number Device type (see 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54ALS193A Synchronous 4-bit up/down counters

7、 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E CDIP1-T16 or GDIP1-T16 16 Dual-in-line package F GDFP2-F16 or CDFP3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.3 Lead fi

8、nish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. Supply voltage range . -0.5 V dc minimum to +7.0 V dc maximum Input voltage range -1.5 V dc at -18 mA to +7.0 V dc Storage temperature range -65C to +150C Lead temperature (soldering, 10 seconds) +300C

9、Junction temperature (TJ) +175C Maximum power dissipation (PD) 1/ 121 mW Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 1.4 Recommended operating conditions. Supply voltage range (VCC) +4.5 V dc minimum to +5.5 V dc maximum Minimum high level input voltage (VIH) . +2.0 V dc Maximum low

10、 level input voltage (VIL): TC= +125C . +0.7 V dc TC= -55C . +0.8 V dc TC= +25C . +0.8 V dc High level output current (IOH) -0.4 mA Low level output current (IOL) . 4 mA Case operating temperature range (TC) . -55C to +125C Input setup time tsu: Data before LOAD . 25 ns minimum Clear inactive before

11、 UP or DOWN 20 ns minimum LOAD inactive before UP or DOWN . 20 ns minimum _ 1/ Maximum power dissipation is defined as VCCx ICC, and must withstand the added PDto short circuit test; e.g., IO. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD

12、MICROCIRCUIT DRAWING SIZE A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 3 DSCC FORM 2234 APR 97 1.4 Recommended operating conditions - Continued. Input hold time th: Data after LOAD . 5 ns minimum UP high after DOWN 5 ns minimum DOWN high after UP . 5 n

13、s minimum Input pulse width tw: CLR high . 10 ns minimum LOAD low . 25 ns minimum UP or DOWN, high or low . 30 ns minimum 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent sp

14、ecified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Stan

15、dard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil

16、;quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes pr

17、ecedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and a

18、s specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers ap

19、proved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications sha

20、ll not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE

21、 A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 4 DSCC FORM 2234 APR 97 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outline

22、(s). The case outline(s) shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 2. 3.3 Electrical performance characteristics. Unless otherwise specifie

23、d herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are

24、 described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space l

25、imitations, the manufacturer has the option of not marking the “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or

26、“QML“ certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certifi

27、cate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38

28、535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing. 3.9 Verification and review. DSCC, DSCCs agent, and the acquiring activity retain the

29、option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix

30、 A. 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A or D. The test circuit

31、shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in

32、method 1015 of MIL-STD-883. (2) TA= +125C, minimum. b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer. Provided by IHSNot for ResaleNo reproduction or

33、 networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Limits Test Symbol Conditions -55C TC+125C unles

34、s otherwise specified Group A subgroupsDevice Type Min Max Unit VIL= 0.7 V 2 01 High level output voltage VOHVCC= 4.5 V, IOH= -0.4 mA, VIH= 2.0 V 2/ VIL= 0.8 V 1, 3 01 2.5 V VIL= 0.7 V 2 01 Low level output voltage VOLVCC= 4.5 V, IOL= 4.0 mA, VIH= 2.0 V 2/ VIL= 0.8 V 1, 3 01 0.4 V Input clamp voltag

35、e VICVCC= 4.5 V, IIN= -18 mA 1, 2, 3 01 -1.5 V UP, DOWN -0.2 Low level input current IILVCC= 5.5 V, VIN = 0.4V, unused inputs 4.5 V All others 1, 2, 3 01 -0.1 mA IIH1VCC= 5.5 V, VIN = 2.7 V, unused inputs = 0.0 V 1, 2, 3 01 20 A High level input current IIH2VCC= 5.5 V, VIN = 7.0 V, unused inputs = 0

36、.0 V 1, 2, 3 01 0.1 mA Output current IOVCC= 5.5 V, VOUT = 2.25 V 3/ 1, 2, 3 01 -20 -112 mA Supply current ICCVCC= 5.5 V 4/ 1, 2, 3 01 22 mA Functional tests See 4.3.1c 5/ 7, 8 01 Clock frequency fMAX9, 10, 11 01 25 MHz tPLH13 19 ns Propagation delay time, from UP to CO tPHL19, 10, 11 01 3 21 ns tPL

37、H24 19 ns Propagation delay time, from DOWN to BO tPHL29, 10, 11 01 5 21 ns tPLH33 23 ns Propagation delay time, from UP or DOWN to any Q tPHL39, 10, 11 01 4 20 ns tPLH47 38 ns Propagation delay time, from LOAD to any Q tPHL49, 10, 11 01 8 37 ns Propagation delay time, from CLR to any Q tPHL5VCC= 4.

38、5 to 5.5 V, CL= 50 pF, RL= 500, See figure 3 6/ 9, 10, 11 01 5 20 ns See footnotes on next page. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

39、REVISION LEVEL D SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. 1/ Unused inputs that do not directly control the pin under test must be 2.5 V or 0.4 V. No unused inputs shall exceed 5.5 V or go less than 0.0 V. No inputs shall be floated. 2/ All outputs m

40、ust be tested. In the case where only one input at VILmaximum or VIHminimum produces the proper state, the test must be performed with each input being selected as the VILmaximum or VIHminimum input. 3/ The output conditions have been chosen to produce a current that closely approximates one half of

41、 the true short circuit output current, IOS. Not more than one output will be tested at one time and duration of test shall not exceed one second. 4/ ICCis measured with the CLR and LOAD inputs grounded and all other inputs at 4.5 V. 5/ Functional tests shall be conducted at input test conditions of

42、 GND VIL VOLand VOH VIH VCC. 6/ Propagation delay limits are based on single output switching. Unused inputs = 3.5 V or 0.3 V. 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The fo

43、llowing additional criteria shall apply. 4.3.1 Group A inspection. a. Tests shall be as specified in table II herein. b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted. c. Subgroups 7 and 8 shall include verification of the truth table. 4.3.2 Groups C and D inspections

44、. a. End-point electrical parameters shall be as specified in table II herein. b. Steady-state life test conditions, method 1005 of MIL-STD-883. (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to th

45、e preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883. (2) TA= +125C, minimum. (3) Test duration: 1,000 hours, except as permitted by meth

46、od 1005 of MIL-STD-883. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 7 DSCC FORM 2234 APR 97 Case outline E and F 2 Ter

47、minal number Terminal symbol 1 B NC 2 QB B 3 QA QB 4 DOWN QA 5 UP DOWN 6 QC NC 7 QD UP 8 GND QC 9 D QD 10 C GND 11 LOAD NC 12 CO D 13 BO C 14 CLR LOAD 15 A CO 16 VCCNC 17 - - - BO 18 - - - CLR 19 - - - A 20 - - - VCCFIGURE 1. Terminal connections. Provided by IHSNot for ResaleNo reproduction or netw

48、orking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-88698 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL D SHEET 8 DSCC FORM 2234 APR 97 Inputs CLR LOAD UP DOWN Output H X X X Clear L L X X Data to outputs L H H Count up L H H Count down Inputs Outputs UP DOWN Count BO CO H L 0 |_| H L H 15 H |_| All other conditions H H |_| = Low level pulse L = Low H = High X = Irrelevant = Clock transition low to high FIGURE 2. Truth tables. Provided by IHSNot

展开阅读全文
相关资源
  • SMPTE RP 174-1993 Bit-Parallel Digital Interface for 4 4 4 4 Component Video Signal (Single Link)《4 4 4 4分量视频信号(单链路)的位并行数字接口》.pdfSMPTE RP 174-1993 Bit-Parallel Digital Interface for 4 4 4 4 Component Video Signal (Single Link)《4 4 4 4分量视频信号(单链路)的位并行数字接口》.pdf
  • SMPTE RP 178-2004 Serial Digital Interface Checkfield for 10-Bit 4 2 2 Component and 4fsc Composite Digital Signals《10位4 2 2分量和4fsc复合数字信号的串行数字接口检验区》.pdfSMPTE RP 178-2004 Serial Digital Interface Checkfield for 10-Bit 4 2 2 Component and 4fsc Composite Digital Signals《10位4 2 2分量和4fsc复合数字信号的串行数字接口检验区》.pdf
  • DLA SMD-5962-96683-1996 MICROCIRCUIT DIGITAL RADIATION HARDENED CMOS 4 BIT ARITHMETIC LOGIC UNIT MONOLITHIC SILICON《抗辐射互补金属氧化物半导体4BIT位运算硅单片电路数字微电路》.pdfDLA SMD-5962-96683-1996 MICROCIRCUIT DIGITAL RADIATION HARDENED CMOS 4 BIT ARITHMETIC LOGIC UNIT MONOLITHIC SILICON《抗辐射互补金属氧化物半导体4BIT位运算硅单片电路数字微电路》.pdf
  • DLA SMD-5962-84057 REV E-2005 MICROCIRCUIT DIGITAL FOUR-BIT MICROPROCESSOR SLICE MONOLITHIC SILICON《硅单片4比特位片微处理机 数字微型电路》.pdfDLA SMD-5962-84057 REV E-2005 MICROCIRCUIT DIGITAL FOUR-BIT MICROPROCESSOR SLICE MONOLITHIC SILICON《硅单片4比特位片微处理机 数字微型电路》.pdf
  • DLA SMD-5962-98003-1999 MICROCIRCUIT HYBRID DIGITAL QUAD (4 X 32-BIT) MICROCONTROLLER +5 VOLT SUPPLY《微型电路 混合型 数字型 四路(4 X 32位)微控制器 +5伏供电》.pdfDLA SMD-5962-98003-1999 MICROCIRCUIT HYBRID DIGITAL QUAD (4 X 32-BIT) MICROCONTROLLER +5 VOLT SUPPLY《微型电路 混合型 数字型 四路(4 X 32位)微控制器 +5伏供电》.pdf
  • DLA SMD-5962-97587 REV A-2007 MICROCIRCUIT DIGITAL BIPOLAR 4-BIT BINARY FULL ADDER WITH FAST CARRY MONOLITHIC SILICON《微型电路 数字型 双极 具有快速进位的 4 位二进制全加器 单块硅》.pdfDLA SMD-5962-97587 REV A-2007 MICROCIRCUIT DIGITAL BIPOLAR 4-BIT BINARY FULL ADDER WITH FAST CARRY MONOLITHIC SILICON《微型电路 数字型 双极 具有快速进位的 4 位二进制全加器 单块硅》.pdf
  • DLA SMD-5962-95584 REV C-2008 MICROCIRCUIT DIGITAL BIPOLAR TTL SYNCHRONOUS 4-BIT UP DOWN COUNTERS MONOLITHIC SILICON《微电路 电片硅数字双极晶体管-晶体管逻辑(TTL)同步4位加 减计数器》.pdfDLA SMD-5962-95584 REV C-2008 MICROCIRCUIT DIGITAL BIPOLAR TTL SYNCHRONOUS 4-BIT UP DOWN COUNTERS MONOLITHIC SILICON《微电路 电片硅数字双极晶体管-晶体管逻辑(TTL)同步4位加 减计数器》.pdf
  • BS EN 61280-2-4-1998 Fibre optic communication subsystem basic test procedures - Test procedures for digital systems - Bit-rate tolerance measurement《光纤通信系统基本试验程序 数字系统试验程序 位速容差测量》.pdfBS EN 61280-2-4-1998 Fibre optic communication subsystem basic test procedures - Test procedures for digital systems - Bit-rate tolerance measurement《光纤通信系统基本试验程序 数字系统试验程序 位速容差测量》.pdf
  • 猜你喜欢
    相关搜索
    资源标签

    当前位置:首页 > 标准规范 > 国际标准 > 其他

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1