DLA SMD-5962-90727 REV A-1993 MICROCIRCUIT DIGITAL CMOS GRAPHIC SYSTEM PROCESSOR MONOLITHIC SILICON《硅单块 数字互补金属氧化物半导体图形处理系统处理器 数字微型电路》.pdf

上传人:cleanass300 文档编号:699841 上传时间:2019-01-01 格式:PDF 页数:63 大小:2.27MB
下载 相关 举报
DLA SMD-5962-90727 REV A-1993 MICROCIRCUIT DIGITAL CMOS GRAPHIC SYSTEM PROCESSOR MONOLITHIC SILICON《硅单块 数字互补金属氧化物半导体图形处理系统处理器 数字微型电路》.pdf_第1页
第1页 / 共63页
DLA SMD-5962-90727 REV A-1993 MICROCIRCUIT DIGITAL CMOS GRAPHIC SYSTEM PROCESSOR MONOLITHIC SILICON《硅单块 数字互补金属氧化物半导体图形处理系统处理器 数字微型电路》.pdf_第2页
第2页 / 共63页
DLA SMD-5962-90727 REV A-1993 MICROCIRCUIT DIGITAL CMOS GRAPHIC SYSTEM PROCESSOR MONOLITHIC SILICON《硅单块 数字互补金属氧化物半导体图形处理系统处理器 数字微型电路》.pdf_第3页
第3页 / 共63页
DLA SMD-5962-90727 REV A-1993 MICROCIRCUIT DIGITAL CMOS GRAPHIC SYSTEM PROCESSOR MONOLITHIC SILICON《硅单块 数字互补金属氧化物半导体图形处理系统处理器 数字微型电路》.pdf_第4页
第4页 / 共63页
DLA SMD-5962-90727 REV A-1993 MICROCIRCUIT DIGITAL CMOS GRAPHIC SYSTEM PROCESSOR MONOLITHIC SILICON《硅单块 数字互补金属氧化物半导体图形处理系统处理器 数字微型电路》.pdf_第5页
第5页 / 共63页
点击查看更多>>
资源描述

1、SMD-5762-90727 REV A 7797776 0047038 481 4. ORIGINATOR a. TYPED NAME (First, Middle Initial, b. ADDRESS (Street, City, State, Zip Code) Defense Electronics Supply Center 1507 Wilmington Pike Dayton, OH 45444-5270 Last) Form Approved 1. DATE OMB NO. 0704-0188 931 11 /O4 NOTICE OF REVISION (NOR) This

2、revision described below has been authorized for the document listed. 5. CAGE CODE 6. NOR HO. 67268 5962-R023-94 7. CAGE CODE 8. DOCUMENT NO. 67268 5962-90727 Publi re orting.burden.for this collection.is estimated to average 2 hours per responge jnludi the time lor reviewin data needed and conpyeti

3、ng and reviewing the colle tiin of informatio!. !end omnents re ar n irectorate tf as tE8 1 2. PROCURING 1 ath ring and maintaini ACTIVITY NO. instruc ions, sgarching ex stin da a.s urces his burdcnestimate or an other aspect f t is co(i1ection Qf information incfudin s g Licensed by Information Han

4、dling ServicesTABLE 1. Electrical perfomnce characteristics - Continued. 68 see fig. 11 Test 69 sea flg. 11 Hold time of llAs high after RAS low 70 see fig. 11 Hold tim of high after transfer follows read high, shift register 11 Hold time of low after RE low 12 see fig. 11 Pulse duration, high 73 se

5、e fig. 11 Hold tine of CA: low after U high, write cycle 14 see fig. I2 Setu tim of high to d , end of write 9.10.11 4.5tg-10 ns sex tim of u low to RAS , shift register transfer cycle i 9.10.11 I ta-20 I 67 11 see fig. 9,10,11 ns -io Seef 1 See footnotes at end of table. Conditions -55.C s TC s +12

6、5Y unless otherwise spscfied 4.5 v s v, 5.5 v vcc - 4.5 v I- a2 o1 t- 02 o1 I O2 l- o1 I- o2 o1 102 02 o1 o2 o1 I OZ GrwpA Limits Unit Hin rubgroups Ihx 9,10,11 ns I ns SIZE 5962-90727 STANMRIZED A MILITARY DRAWING DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET 12 DESC FOR

7、M 193A JUL 91 Licensed by Information Handling Services999b 0049051 915 Hootime of LOU after RAS Lou, shift register transfer cycle 75 see fig. vcc = 4.5 v 2 I I I 1 ns I M 9,10,11 ta-20 I I - Hold tir2f TR/QE Low after RAS low, shift register transfer cycle - Hold tiwef TR/QE Lou after CAS low, shi

8、ft i 01 j 9,10,11 10.stq-i5 77 See fig. 78 see fig. JUL 91 SIZE STANDARD1 ZED A MILITARY DRAWING DEPENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL 5962-90727 SHEET 13 Licensed by Information Handling ServicesH 9999996 0049052 851 9,10.11 3.5%-25 M TABLE 1. Flactrical perfomnce char

9、acteristics - Continued. Conditions I/ y -55C s T s *125.C unless othmfre specified 4.5 v L vcc 5.5 v Test I Dwice 65 vcc - 4.5 v p4F- Setup time of high to Ar 9,10,11 0.5%-15 see fig. 13 I- 9,10,11 0.5%-10 I O2 86 5ee fig. 13 I- Access tim! froam lai to data in valid, read cycle o/ 9,10,11 o1 02 o1

10、 O2 Al 1 9,10,11 9.10.11 87 580 ftg. 13 Hold tim of ITISIcNIEvEL SHEET 27 I I I I Device 1 I I I I I ns I I I I AQEd I O1 1 9,10,11 Ol 1 9,10,11 1 ta-15 1 i ns 02 I 9,10,11 I ta-IO I I ns I I ns i O1 1 9,10,11 1 tp-20 02 1 9,10,11 1 ta-IO 02 I 9,10,11 i ta-10 1 I ns l l l I 02 I 9,10,11 /0.5tQ-10 Li

11、censed by Information Handling Servicesm 999999b 00490bb 346 W Conditions - le/ Grwp A Test I Limits I Unit I I I l -55OC 5 Tc L +12S0C vilers otherwise specified 199 I Hold tin of DDOUT high 1s- fig. 1 Vcc = 4.5 V dc l8 I after iCLK low, rd I subgrwps I I Rin I )lax I Hold tim of DDOVT lou after LC

12、LKI high, read Setup time of DDOVT high after LCLKI I, read 203 Hold time of high after Lg high, CAS- before-RAS refresh I I ! ! 205 ref resh Period of video input clock VCLK O1 Pulse duration of VCLK high I I ns 9,10,11 1 ta-15 I I See footnotes at end of table. I M 9,10,11 I tq-20 I ns O2 1 9,10,1

13、1 I tq-IO I I O1 9,10,11 I tp-20 I I ns I I I I l l “s I O2 f 9,10,11 I tp-10 I I I l I I ns I m I 9,1o,ii I tQ-w I 02 l I I O2 1 9,10,11 1 tQ-IO 9,10,11 I ta-10 I “s I 1 O1 STANDARD1 ZED MILITARY DRAWING I “S 9,10,11 I tq-20 I I l I I O1 9,10,11 1 7W DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 4

14、5444 I ns JUL 91 SIZE A 5962-90727 Licensed by Information Handling Services9999996 00490b7 282 W I I AL1 I 9,10,?1 1 I I I I 30 1 ns V i i l I VCLK 101 - - Hold timeof HSYNC, VSYNC valid after VCLK high Device I I I I 214 See fig. I 21 L I I ns SIZE STANDARDIZED A MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL 5962-90727 SHEET 29 I l I I ns I ns I All I 9,10,11 I j ns ALL l 9,10,11 1 I 20 1 I I Licensed by Information Handling Services

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1