DLA SMD-5962-94555 REV L-2011 MICROCIRCUIT LINEAR PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON.pdf

上传人:feelhesitate105 文档编号:700460 上传时间:2019-01-01 格式:PDF 页数:16 大小:193.29KB
下载 相关 举报
DLA SMD-5962-94555 REV L-2011 MICROCIRCUIT LINEAR PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON.pdf_第1页
第1页 / 共16页
DLA SMD-5962-94555 REV L-2011 MICROCIRCUIT LINEAR PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON.pdf_第2页
第2页 / 共16页
DLA SMD-5962-94555 REV L-2011 MICROCIRCUIT LINEAR PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON.pdf_第3页
第3页 / 共16页
DLA SMD-5962-94555 REV L-2011 MICROCIRCUIT LINEAR PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON.pdf_第4页
第4页 / 共16页
DLA SMD-5962-94555 REV L-2011 MICROCIRCUIT LINEAR PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON.pdf_第5页
第5页 / 共16页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A In accordance with N.O.R. 5962-R182-94. 94-04-26 M. A. Frye B In accordance with N.O.R. 5962-R192-94. 94-06-01 M. A. Frye C In accordance with N.O.R. 5962-R059-95. 95-01-25 M. A. Frye D In accordance with N.O.R. 5962-R206-95. 95-10-11 M. A. Frye

2、E In accordance with N.O.R. 5962-R094-96. 96-04-10 M. A. Frye F In accordance with N.O.R. 5962-R252-97. 97-03-21 R. Monnin G Incorporate previous notice of revisions. Redrawn. 97-07-10 R. Monnin H Add a footnote to unity gain bandwidth and slew rate tests in table I. Update boilerplate. -rrp 01-05-0

3、7 R. Monnin J Add footnote 3/ to tests tOD, tDO, and tD, in table I. Add footnote 6/ to tests PS, tOS, and fMAXin table I. - gt 02-04-03 R. Monnin K Make change to input supply current test limit as specified under table I. - ro 03-01-10 R. Monnin L Add device type 02 and case outline K. Editorial c

4、hanges throughout. - drw 11-12-14 Charles F. Saffle REV SHEET REV L SHEET 15 REV STATUS REV L L L L L L L L L L L L L L OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Rick C. Officer DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MIC

5、ROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY Rajesh R. Pithadia APPROVED BY Michael A. Frye MICROCIRCUIT, LINEAR, PHASE SHIFT RESONANT CONTROLLER MONOLITHIC SILICON DRAWING APPROVAL DATE 94-04-05 AMSC N/A REVISION LEVEL L

6、 SIZE A CAGE CODE 67268 5962-94555 SHEET 1 OF 15 DSCC FORM 2233 APR 97 5962-E104-12 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-94555 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET

7、 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifyin

8、g Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 - 94555 01 M R A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Device class designator Case o

9、utline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix

10、 A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device types. The device types identify the circuit function as follows: UVLO UVLO Device type Generic number Circuit function Turn-on Turn-off 01 UC1875 Phase shift resonant cont

11、roller 10.75 V 9.25 V 02 UC1875 Phase shift resonant controller 10.75 V 9.25 V 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requireme

12、nts for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 as follows: Outline letter Descriptive designator Terminals

13、 Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line X CQCC1-N28B 28 Square leadless chip carrier with thermal pads 3 CQCC1-N28 28 Square leadless chip carrier K GDFP2-F24 or CDFP3-F24 24 Flatpack 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MI

14、L-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-94555 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute ma

15、ximum ratings. 1/ Supply voltage (VC, VIN) 20 V Output current, source or sink: DC . 0.5 A Pulse (0.5 s) . 3 A Analog I/O pins -0.3 V to 5.3 V Operating junction temperature (TJ) 150C Storage temperature range -65C to +150C Lead temperature (soldering, 10 seconds) 300C Thermal resistance, junction-t

16、o-case (JC): Case R . 7C/W Case 3 5.4C/W Case K 5.6C/W Thermal resistance, junction-to-ambient (JA): Case R . 85C/W Cases X and 3 65C/W Case K 70.14C/W 1.4 Recommended operating conditions. Supply voltage (VC, VIN) 12 V Ambient operating temperature (TA) -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Gov

17、ernment specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFIC

18、ATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard

19、 Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. I

20、n the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. _ 1/ Stresses above the absolute maximum

21、 rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-94555 DLA LAND AND MA

22、RITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturers Quality Managem

23、ent (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, constructio

24、n, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.

25、2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 2. 3.2.4 Timing diagram. The timing diagram shall be as specified on figure 3. 3.3 Electrical performance characteristics and postirradiation par

26、ameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be

27、 the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasibl

28、e due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in acco

29、rdance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compl

30、iance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed

31、 as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirements o

32、f MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with e

33、ach lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DLA Land and Maritime -VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9

34、Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritimes agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the

35、option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 116 (see MIL-PRF-38535, appendix A). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-S

36、TANDARD MICROCIRCUIT DRAWING SIZE A 5962-94555 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Un

37、it Min Max Supply current section Input current startup IISVIN= 8 V, VC= 20 V, RSLOPE= open, IDELAY= 0 mA 1,2,3 All 600 A Output switch supply current startup IISVIN= 8 V, VC= 20 V, RSLOPE= open, IDELAY= 0 mA 1,2,3 All 100 A Input supply current IIN1,2,3 All 44 mA Output switch supply current IC1,2,

38、3 All 30 mA Voltage reference section Output voltage VOUTTA= +25C 1 All 4.92 5.08 V Load regulation VLDVREF= -10 mA 1,2,3 All 20 mV Line regulation VLN+VIN= 11 V to 20 V 1,2,3 All 10 mV Total variation VTLine, load, temperature 1,2,3 All 5.1 V Error amplifier section Offset voltage VIO1,2,3 All 15 m

39、V Input bias current IIB1,2,3 All 3 A Open loop voltage gain AVOLVCOMP= 1 V to 4 V 4,5,6 All 60 dB Common mode rejection ratio CMRR VCM= 1.5 V to 5.5 V 4,5,6 All 75 dB Power supply rejection ratio PSRR VIN= 11 V to 20 V 4,5,6 All 85 dB Output sink current ISIVCOMP= 1 V 1,2,3 All 1 mA See footnotes a

40、t end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-94555 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteris

41、tics Continued. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Unit Min Max Error amplifier section - Continued Output source current ISOVCOMP= 4 V 1,2,3 All -0.5 mA Output voltage, high VOHICOMP= -0.5 mA 1,2,3 All 4 5 V Output voltage, low

42、 VOLICOMP= 1 mA 1,2,3 All 0 1 V Unity gain bandwidth 3/ UGBW 4,5,6 01 5 MHz 02 7 Slew rate 3/ SR 4,5,6 All 6 V/s Pulse width modulator section Zero phase shift voltage VZPS 4/ 1,2,3 All 0.55 V Pulse width modulator 5/ 6/ phase shift PS VCOMP (ramp peak + ramp offset) 4,5,6 01 98 102 % 02 96 104 VCOM

43、P (zero phase shift voltage) All 0 2 Output skew 5/ 6/ tOSVCOMP 1 V 9,10,11 All 20 ns Ramp to output delay 3/ tOD9,10,11 All 125 ns Oscillator section Initial accuracy IA TA= +25C 4 01 0.85 1.15 MHz 02 0.85 1.19 Voltage stability VS VIN= 11 V to 20 V 4,5,6 All 2 % Total variation VT Line, temperatur

44、e 1,2,3 All 0.80 1.20 MHz Clock output pulse width tCLKORCLK/SYNC= 3.9 k 4,5,6 All 100 ns Maximum frequency 6/ fMAXRfSET= 5 k 4,5,6 All 2 MHz See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING

45、 SIZE A 5962-94555 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A subgroups Device type Limits 2/ Unit Min Max Ramp ge

46、nerator / slope compensation section Minimum ramp current IRMINISLOPE= 10 A, VfSET= VREF1,2,3 All -14 A Maximum ramp current IRMAXISLOPE= 1 mA, VfSET= VREF1,2,3 All -0.8 mA Ramp peak, clamping level voltage VCLRfSET= 100 k 1,2,3 All 3.8 V Current limit section Input bias current IIBC+C/S= 3 V 1,2,3

47、All 5 A Threshold voltage VTH1,2,3 All 2.4 2.6 V Delay to output 3/ tDO9,10,11 All 150 ns SOFT-START / reset delay section Charge current ICHVS-S= 0.5 V 1,2,3 All -20 -3 A Discharge current IDCHVS-S= 1 V 1,2,3 All 120 A Restart threshold voltage VRTH1,2,3 All 4.3 V OUTPUT drivers section Output low

48、level voltage VOLIOUT= 50 mA 1,2,3 All 0.4 V Output high level voltage VOHIOUT= -50 mA 1,2,3 All 2.5 V See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-94555 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL L SHEET 8 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics Continued. Test Symbol Conditions 1/ -55C TA +125C unless otherwise specified Group A sub

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1