DLA SMD-5962-92312 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 4MEG X 4 DRAM MONOLITHIC SILICON《硅单片 4M X 4动态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf

上传人:刘芸 文档编号:700244 上传时间:2019-01-01 格式:PDF 页数:35 大小:395.71KB
下载 相关 举报
DLA SMD-5962-92312 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 4MEG X 4 DRAM MONOLITHIC SILICON《硅单片 4M X 4动态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf_第1页
第1页 / 共35页
DLA SMD-5962-92312 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 4MEG X 4 DRAM MONOLITHIC SILICON《硅单片 4M X 4动态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf_第2页
第2页 / 共35页
DLA SMD-5962-92312 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 4MEG X 4 DRAM MONOLITHIC SILICON《硅单片 4M X 4动态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf_第3页
第3页 / 共35页
DLA SMD-5962-92312 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 4MEG X 4 DRAM MONOLITHIC SILICON《硅单片 4M X 4动态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf_第4页
第4页 / 共35页
DLA SMD-5962-92312 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 4MEG X 4 DRAM MONOLITHIC SILICON《硅单片 4M X 4动态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf_第5页
第5页 / 共35页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Boilerplate update and part of five year review. tcr 06-07-05 Raymond Monnin REV SHEET REV A A A A A A A A A A A A A A A A A A A A SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 REV STATUS REV A A A A A A A A A A A A A A OF SHE

2、ETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Jeff Bowling DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Michael A. Frye MICROCIR

3、CUIT, MEMORY, DIGITAL, CMOS 4MEG X 4 DRAM, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 94-10-18 AMSC N/A REVISION LEVEL A SIZE A CAGE CODE 67268 5962-92312 SHEET 1 OF 34 DSCC FORM 2233 APR 97 5962-E463-06 Provided by IHSNot for ResaleNo reproduction or networki

4、ng permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92312 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliabili

5、ty (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. The PIN is

6、 as shown in the following example: 5962 - 92312 01 M X X Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked de

7、vices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type

8、(s). The device type(s) identify the circuit function as follows: Device type Generic number 1/ Circuit function Access time 01 416400-10 4 M x 4 DYNAMIC RAM, 32 ms refresh 100 ns 02 416400-80 4 M x 4 DYNAMIC RAM, 32 ms refresh 80 ns 03 416400-70 4 M x 4 DYNAMIC RAM, 32 ms refresh 70 ns 1.2.3 Device

9、 class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-P

10、RF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style X See figure 1 28 flat pack Y See figure 1 28 leadless chip carrier

11、Z See figure 1 24 zig-zag in-line 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. _ 1/ Generic numbers are also listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this docu

12、ment and will also be listed in MIL-HDBK-103 and QML-38535 (see 6.6.2 herein). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92312 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A S

13、HEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 2/ Voltage range on any pin .-1 V dc to 7 V dc Voltage range on VCC.-1 V dc to 7 V dc Short circuit output current.50 mA Maximum power dissipation (PD) .1 W Storage temperature range -65C to +150C Lead temperature (soldering, 10 seconds).+30

14、0C Thermal resistance, junction-to-case (JC) Case outlines X, Y, Z 15C/W 3/ Junction temperature (TJ) 4/+175C 1.4 Recommended operating conditions. Supply voltage range (VCC) 5/ .+4.5 V dc to +5.5 V dc High-level input voltage (VIH)2.4 V dc minimum to 6.5 V dc maximum Low-level input voltage (VIL) 6

15、/-1.0 V dc minimum to 0.8 V dc maximum Case operating temperature range (TC) .-55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwi

16、se specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-18

17、35 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or http:/assist.

18、daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) _ 2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliabili

19、ty. 3/ When the thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein. 4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. 5

20、/ All voltage values in this drawing are with respect to VSS. 6/ The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used in this drawing for logic voltage levels only. Provided by IHSNot for ResaleNo reproduction or networking permitted without lic

21、ense from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92312 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 4 DSCC FORM 2234 APR 97 2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless other

22、wise specified, the issues of the documents are the issues of the documents cited in the solicitation. ELECTRONICS INDUSTRIES ALLIANCE (EIA) JEDEC Standard EIA/JESD 78 - IC Latch-Up Test. (Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Boulevard, Arli

23、ngton, VA 22201; http:/www.jedec.org.) AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM) ASTM Standard F1192-00 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices. (Applications for copies of ASTM publications should be addr

24、essed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; http:/www.astm.org.) (Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in o

25、r through libraries or other informational services.) 2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless

26、a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in th

27、e QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The desig

28、n, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1. 3.2.2 Terminal connections. Th

29、e terminal connections shall be as specified on figure 2. 3.2.3 Truth table. The truth table shall be as specified on figure 3 3.2.4 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available. 3.2.5 Functional tests. Various functional tests used t

30、o test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level contr

31、ol by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturers Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made availabl

32、e to the preparing or acquiring activity upon request 3.2.6 Die overcoat. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-PRF-38535) shall be subjected to and pas

33、s the internal moisture content test at 5000 ppm (method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-PRF-38535 for classes Q and V. Sam

34、ples may be pulled any time after seal. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case o

35、perating temperature range. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92312 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 5 DSCC FORM 2234 APR 97 3.4 Electrical test re

36、quirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages wher

37、e marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-P

38、RF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required i

39、n MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall

40、be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device

41、 classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535,

42、 appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects

43、this drawing. 3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the re

44、viewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A). 4. VERIFICATION 4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be

45、 in accordance with MIL-PRF-38535 or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535

46、, appendix A. 4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and

47、shall be conducted on all devices prior to quality conformance inspection. 4.2.1 Additional criteria for device class M. a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6

48、of table IIA herein. b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015. (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein). c. Interim and final electrical paramete

展开阅读全文
相关资源
  • SJ 50597-38-1995 半导体集成电路JM2148H型NMOS 1024×4位静态随机存取存储器详细规范.pdfSJ 50597-38-1995 半导体集成电路JM2148H型NMOS 1024×4位静态随机存取存储器详细规范.pdf
  • SJ 50597.38-1995 半导体集成电路.JM2148H型NMOS 1024×4位静态随机存取存储器详细规范.pdfSJ 50597.38-1995 半导体集成电路.JM2148H型NMOS 1024×4位静态随机存取存储器详细规范.pdf
  • SJ 50597 38-1995 半导体集成电路.JM2148H型NMOS 1024×4位静态随机存取存储器详细规范.pdfSJ 50597 38-1995 半导体集成电路.JM2148H型NMOS 1024×4位静态随机存取存储器详细规范.pdf
  • DLA SMD-5962-87703 REV A-2006 MICROCIRCUIT MEMORY DIGITAL BIPOLAR 256 X 9-BIT RAM MONOLITHIC SILICON《硅单块 256X9比特随机存取存储器 双极数字主储存器微型电路》.pdfDLA SMD-5962-87703 REV A-2006 MICROCIRCUIT MEMORY DIGITAL BIPOLAR 256 X 9-BIT RAM MONOLITHIC SILICON《硅单块 256X9比特随机存取存储器 双极数字主储存器微型电路》.pdf
  • DLA SMD-5962-89694 REV C-2007 MICROCIRCUIT MEMORY DIGITAL CMOS 16 X 4 SRAM MONOLITHIC SILICON《硅单片 16K X 4 静态随机存取存储器 氧化物半导体数字记忆微型电路》.pdfDLA SMD-5962-89694 REV C-2007 MICROCIRCUIT MEMORY DIGITAL CMOS 16 X 4 SRAM MONOLITHIC SILICON《硅单片 16K X 4 静态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf
  • DLA SMD-5962-87593 REV C-2006 MICROCIRCUITS MEMORY DIGITAL NMOS 256 X 8 BIT RAM MONOLITHIC SILICON《硅单块 256 X8比特随机存取存储器 N沟道金属氧化物半导体 数字主存储器微型电路》.pdfDLA SMD-5962-87593 REV C-2006 MICROCIRCUITS MEMORY DIGITAL NMOS 256 X 8 BIT RAM MONOLITHIC SILICON《硅单块 256 X8比特随机存取存储器 N沟道金属氧化物半导体 数字主存储器微型电路》.pdf
  • DLA SMD-5962-89690 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 2K X 8 STATIC RAM (SRAM) MONOLITHIC SILICON《硅单片 2K X 8 静态随机存取存储器 氧化物半导体数字记忆微型电路》.pdfDLA SMD-5962-89690 REV A-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 2K X 8 STATIC RAM (SRAM) MONOLITHIC SILICON《硅单片 2K X 8 静态随机存取存储器 氧化物半导体数字记忆微型电路》.pdf
  • DLA SMD-5962-92132 REV D-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 4 DRAM MONOLITHIC SILICON《硅单块 64K X4动态随机存取存储器 互补金属氧化物半导体 数字主储存器微型电路》.pdfDLA SMD-5962-92132 REV D-2006 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 4 DRAM MONOLITHIC SILICON《硅单块 64K X4动态随机存取存储器 互补金属氧化物半导体 数字主储存器微型电路》.pdf
  • DLA SMD-5962-93187 REV L-2007 MICROCIRCUIT HYBRID DIGITAL STATIC RANDOM ACCESS MEMORY CMOS 128K X 32-BIT《128K X 32位静态随机存取存储器 氧化物半导体数字混合微型电路》.pdfDLA SMD-5962-93187 REV L-2007 MICROCIRCUIT HYBRID DIGITAL STATIC RANDOM ACCESS MEMORY CMOS 128K X 32-BIT《128K X 32位静态随机存取存储器 氧化物半导体数字混合微型电路》.pdf
  • 猜你喜欢
    相关搜索

    当前位置:首页 > 标准规范 > 国际标准 > 其他

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1