DLA SMD-5962-97516 REV B-2006 MICROCIRCUIT DIGITAL SCHOTTKY TTL TRIPLE 3-INPUT POSITIVE AND GATES OPEN COLLECTOR OUTPUTS MONOLITHIC SILICON《三重3输入阳性与门收集器输出硅单片电路线型微电路》.pdf

上传人:twoload295 文档编号:701180 上传时间:2019-01-01 格式:PDF 页数:11 大小:75.02KB
下载 相关 举报
DLA SMD-5962-97516 REV B-2006 MICROCIRCUIT DIGITAL SCHOTTKY TTL TRIPLE 3-INPUT POSITIVE AND GATES OPEN COLLECTOR OUTPUTS MONOLITHIC SILICON《三重3输入阳性与门收集器输出硅单片电路线型微电路》.pdf_第1页
第1页 / 共11页
DLA SMD-5962-97516 REV B-2006 MICROCIRCUIT DIGITAL SCHOTTKY TTL TRIPLE 3-INPUT POSITIVE AND GATES OPEN COLLECTOR OUTPUTS MONOLITHIC SILICON《三重3输入阳性与门收集器输出硅单片电路线型微电路》.pdf_第2页
第2页 / 共11页
DLA SMD-5962-97516 REV B-2006 MICROCIRCUIT DIGITAL SCHOTTKY TTL TRIPLE 3-INPUT POSITIVE AND GATES OPEN COLLECTOR OUTPUTS MONOLITHIC SILICON《三重3输入阳性与门收集器输出硅单片电路线型微电路》.pdf_第3页
第3页 / 共11页
DLA SMD-5962-97516 REV B-2006 MICROCIRCUIT DIGITAL SCHOTTKY TTL TRIPLE 3-INPUT POSITIVE AND GATES OPEN COLLECTOR OUTPUTS MONOLITHIC SILICON《三重3输入阳性与门收集器输出硅单片电路线型微电路》.pdf_第4页
第4页 / 共11页
DLA SMD-5962-97516 REV B-2006 MICROCIRCUIT DIGITAL SCHOTTKY TTL TRIPLE 3-INPUT POSITIVE AND GATES OPEN COLLECTOR OUTPUTS MONOLITHIC SILICON《三重3输入阳性与门收集器输出硅单片电路线型微电路》.pdf_第5页
第5页 / 共11页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R203-97. 97-02-05 Raymond Monnin B Update to current requirements. Editorial changes throughout. - gap 06-10-05 Raymond Monnin REV SHET REV SHET REV STATUS REV B B B B B B B B B B OF SHEETS SHEET 1 2 3 4 5 6 7

2、8 9 10 PMIC N/A PREPARED BY Tuan Nguyen DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Raymond Monnin COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Raymond Monnin MICROCIRCUIT, DIGITAL, SCHOTTKY TTL, TRIPLE

3、3-INPUT POSITIVE AND GATES, AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 96-12-10 OPEN COLLECTOR OUTPUTS, MONOLITHIC SILICON AMSC N/A REVISION LEVEL B SIZE A CAGE CODE 67268 5962-97516 SHEET 1 OF 10 DSCC FORM 2233 APR 97 5962-E541-06 Provided by IHSNot for ResaleNo reproduction or

4、 networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high

5、reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. T

6、he PIN is as shown in the following example: 5962 - 97516 01 Q C X Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA

7、marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 De

8、vice type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54S15 Triple 3-Input Positive AND Gates, Open- Collector Outputs, TTL compatible inputs 1.2.3 Device class designator. The device class designator is a single letter identifying

9、the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1

10、.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 dual-in-line D GDFP1-F14 or CDFP2-F14 14 flat pack 2 CQCC1-N20 20 square leadless chip carrier 1.2.5 Lead finish. The

11、lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CENTER COLUMBUS CO

12、LUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (VCC) . 7.0 V dc 2/ Input voltage 5.5 V dc Operating free air temperature range -55C to +125C Maximum power dissipation (PD) . 231 mW Storage temperature range . -65C to

13、 +150C Thermal resistance, junction-to-case (JC) See MIL-STD-1835 Junction temperature (TJ) 150C 1.4 Recommended operating conditions. 2/ 3/ Supply voltage range (VCC) . +4.5 V dc to +5.5 V dc Minimum high level input voltage (VIH) +2.0 V dc Maximum low level input voltage (VIL) . +0.8 V dc Maximum

14、high level output current (IOH) . -1 mA Maximum low level output current (IOL) . +20 mA Case operating temperature range (TC) -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawin

15、g to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883

16、- Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/a

17、ssist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of thi

18、s drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade perf

19、ormance and affect reliability. 2/ Unless otherwise noted, all voltages are referenced to GND. 3/ The limits for the parameters specified herein shall apply over the full specified VCCrange and case temperature range of -55C to +125C. Unused inputs must be held high or low. Provided by IHSNot for Re

20、saleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 4 DSCC FORM 2234 APR 97 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for

21、 device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for dev

22、ice class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and

23、 V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.2 Truth table. The truth table shall be as specified on figure 2. 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.4

24、 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parame

25、ter limits are as specified in table I and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part

26、 shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using

27、 this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and

28、 V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in or

29、der to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA pri

30、or to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance.

31、A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-

32、VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers fa

33、cility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 8 (see MIL-PRF-38535, append

34、ix A). Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteris

35、tics. Test Symbol Test conditions 1/ -55C TC +125C VCCGroup A subgroups Limits 2/ Unit unless otherwise specified Min Max Input clamp voltage VIKII= -18mA 4.5 V 1, 2, 3 -1.2 V High level output current IOHVIH= 2 V, VOH= 5.5 V 4.5 V 1, 2, 3 0.25 mA Low level output voltage VOLVIH= 2 V, IOL= 20 mA 4.5

36、 V 1, 2, 3 0.5 V Input current IIVI= 5.5 V 5.5 V 1, 2, 3 1.0 mA Input current, high IIHVI= 2.7 V 5.5 V 1, 2, 3 50.0 A Input current, low IILVI= 0.5 V 5.5 V 1, 2, 3 -2.0 mA High level supply current ICCHVI= 4.5 V 5.5 V 1, 2, 3 19.5 mA Low level supply current ICCLVI= 0 V 5.5 V 1, 2, 3 42 mA Functiona

37、l test 3/ VIN= VIHMin or VILMax Verify output VO4.5 V 7, 8 L H See 4.4.1b 5.5 V 7, 8 L H Propagation delay time tPLHCL= 15 pF minimum, RL= 280 5.0 V 9 8.5 ns tPHLSee figure 4 4/ 5.0 V 9 9 ns 1/ Each input/output, as applicable, shall be tested at the specified temperature, for the specific limits, t

38、o the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all ICCtests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the

39、 meter. For input terminals not designated, VIN= GND or VIN 3.0 V. 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively, and the absolute value of the magnitude, not the sign, is rela

40、tive to the minimum and maximum limits, as applicable, listed herein. 3/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum,

41、test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tole

42、rances per MIL-STD-883 may be incorporated. For outputs, L 0.8 V, H 2.0 V. 4/ Load circuits and voltage waveforms are shown in figure 4. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CE

43、NTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 6 DSCC FORM 2234 APR 97 Device type 01 Case outlines C, D 2 Terminal number Terminal symbol 1 1A NC 2 1B 1A 3 2A 1B 4 2B 2A 5 2C NC 6 2Y 2B 7 GND NC 8 3Y 2C 9 3A 2Y 10 3B GND 11 3C NC 12 1Y 3Y 13 1C 3A 14 VCC3B 15 NC 16 3C 17 NC 18 1Y 19

44、 1C 20 VCCFIGURE 1. Terminal connections. INPUTS OUTPUT A B C (for each gate) Y H H H H L X X L X L X L X X L L FIGURE 2. Truth table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CENT

45、ER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 7 DSCC FORM 2234 APR 97 FIGURE 3. Logic diagram. NOTES: 1. CLincludes probe and jig capacitance. FIGURE 4. Test circuit and switching waveforms. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-

46、,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97516 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 8 DSCC FORM 2234 APR 97 4. VERIFICATION 4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-

47、38535 or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening.

48、 For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. 4.2.1 Additional criteria for device class M. a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document re

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1