DLA SMD-5962-92154 REV B-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 1 STATIC RANDOM ACCESS MEMORY (SRAM) MONOLITHIC SILICON.pdf

上传人:Iclinic170 文档编号:700161 上传时间:2019-01-01 格式:PDF 页数:26 大小:198.58KB
下载 相关 举报
DLA SMD-5962-92154 REV B-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 1 STATIC RANDOM ACCESS MEMORY (SRAM) MONOLITHIC SILICON.pdf_第1页
第1页 / 共26页
DLA SMD-5962-92154 REV B-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 1 STATIC RANDOM ACCESS MEMORY (SRAM) MONOLITHIC SILICON.pdf_第2页
第2页 / 共26页
DLA SMD-5962-92154 REV B-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 1 STATIC RANDOM ACCESS MEMORY (SRAM) MONOLITHIC SILICON.pdf_第3页
第3页 / 共26页
DLA SMD-5962-92154 REV B-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 1 STATIC RANDOM ACCESS MEMORY (SRAM) MONOLITHIC SILICON.pdf_第4页
第4页 / 共26页
DLA SMD-5962-92154 REV B-2009 MICROCIRCUIT MEMORY DIGITAL CMOS 64K X 1 STATIC RANDOM ACCESS MEMORY (SRAM) MONOLITHIC SILICON.pdf_第5页
第5页 / 共26页
点击查看更多>>
资源描述

1、REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Boilerplate update, editorial changes throughout. ksr 01 - 07 - 05 Raymond Monnin B Update drawing to current requirements. Editorial changes throughout. tcr 09 06-08 Joseph Rodenbeck REV SHET REV B B B B B B B B B B B SHEET 15 16 17 18 19 20 21 2

2、2 23 24 25 REV STATUS REV B B B B B B B B B B B B B B OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY James Jamison STANDARD MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FO

3、R USE BY ALL APPROVED BY Michael A. Frye DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 93 - 09 - 15 MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 64K X 1 STATIC RANDOM ACCESS MEMORY, (SRAM), MONOLITHIC SILICON AMSC N/A REVISION LEVEL B SIZE A CAGE CODE 67268 5962-92154 SHEET 1 O

4、F 25 DSCC FORM 2233 APR 97 5962-E323-09 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-SIZE A 5962-92154 STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1

5、.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a c

6、hoice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. The PIN shall be as shown in the following example: 5962 H 92154 01 Q X C Federal RHA Device Device Case Lead stock class designator type class outline finish designator (see 1.2.1) (see 1.2.2) designator (see 1.2.

7、4) (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and

8、are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device types. The device types shall identify the circuit function as follows: Device type Generic number Circuit function Access time 01 6401C 64K X 1 CMOS SRAM (CMOS- I/O) 55 ns 02 6401T 64K X 1 CMOS SRAM

9、(TTL- I/O) 55 ns 1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non JAN class level B mic

10、rocircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style X See figure 1 36 Flat pack

11、Y See figure 1 32 Rectangular leadless Chip-Carrier 1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38535 for classes Q and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-SIZE A

12、5962-92154 STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ Supply voltage range (VCC) - - -0.5 V dc to +7.0 V dc DC input voltage range (VIN) - - -0.5 V dc to VCC+ 0.5 V dc DC outpu

13、t voltage range (VOUT) -0.5 V dc to VCC+ 0.5 V dc Output voltage applied to high Z state - -0.5 V dc to VCC+ 0.5 V dc Storage temperature range - - -65C to +150C Lead temperature (soldering, 5 sec) - +250C Thermal resistance, junction-to-case (JC): Cases X - - 3.31C/Watts Cases Y - - 3.50C/Watts Max

14、imum power dissipation (PD) - 1.0 Watts Maximum junction temperature (TJ)- +175C 4/ 1.4 Recommended operating conditions. Supply voltage range (VCC) - - 4.5 V dc to 5.5 V dc Supply voltage (VSS) - - 0.0 V dc High level (CMOS) input voltage range (VIH) - 3.5 V dc to VCC+ 0.3 V dc High level (TTL) inp

15、ut voltage range (VIH) - 2.2 V dc to VCC+ 0.5 V dc Low level (CMOS) input voltage range (VIL) - -0.5 V dc to 1.5 V dc Low level (TTL) input voltage range (VIL) - -0.5 V dc to 0.8 V dc Case operating temperature range (TC) - -55C to +125C 1.5 Radiation features. Maximum total dose available (dose rat

16、e = 50-300 rads/s) - 1 Mrad 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in t

17、he solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPA

18、RTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMDs). MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Buil

19、ding 4D, Philadelphia, PA 19111-5094.) _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. Provided by IHSNot for ResaleNo reproduction or networking permitted without licen

20、se from IHS-,-,-SIZE A 5962-92154 STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 4 DSCC FORM 2234 APR 97 2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwi

21、se specified, the issues of the documents are the issues of the documents cited in the solicitation. AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM) ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena Induced by Heavy Ion Irradiation of Semiconductor Devices. (Applic

22、ations for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; http:/www.astm.org.) ELECTRONICS INDUSTRIES ASSOCIATION (EIA) JEDEC Standard EIA/JESD 78 - IC Latch-Up Test. (Applications for copies should be add

23、ressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201; http:/www.jedec.org.) (Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or thr

24、ough libraries or other informational services.) 2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a spe

25、cific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535, and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM

26、 plan shall not effect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, c

27、onstruction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1. 3.2.2 Terminal connections.

28、The terminal connections shall be as specified on figure 2. 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3. 3.2.4 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 6. 3.2.5 Functional tests. Various functional tests used to test th

29、is device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the

30、 manufacturer and shall be made available to the preparing or aquiring activity upon request. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturers Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the p

31、reparing or aquiring activity upon request. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full a

32、mbient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I. Provided by IHSNot for ResaleNo reproduction or networking permitted without license fr

33、om IHS-,-,-SIZE A 5962-92154 STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 5 DSCC FORM 2234 APR 97 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packa

34、ges where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance wi

35、th MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as re

36、quired in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of complianc

37、e shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturers product meets, fo

38、r device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PR

39、F-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that

40、affects this drawing. 3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documentation. Offshore documentation shall be made available onshore at the option o

41、f the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A). 3.11 Serialization for device class V. All class V devices shall be serialized in accordance with MIL-PRF-38

42、535. 4. VERIFICATION 4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or funct

43、ion as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and tech

44、nology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. 4.2.1 Additional criteria for device class M. a. Delete the sequence specified as initial (preburn-in) e

45、lectrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein. b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent speci

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1