DLA SMD-5962-97558 REV A-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL 8-INPUT POSITIVE-NAND GATES MONOLITHIC SILICON《8输入阳性与门晶体管硅单片电路数字双极微电路》.pdf

上传人:registerpick115 文档编号:701205 上传时间:2019-01-01 格式:PDF 页数:12 大小:78.70KB
下载 相关 举报
DLA SMD-5962-97558 REV A-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL 8-INPUT POSITIVE-NAND GATES MONOLITHIC SILICON《8输入阳性与门晶体管硅单片电路数字双极微电路》.pdf_第1页
第1页 / 共12页
DLA SMD-5962-97558 REV A-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL 8-INPUT POSITIVE-NAND GATES MONOLITHIC SILICON《8输入阳性与门晶体管硅单片电路数字双极微电路》.pdf_第2页
第2页 / 共12页
DLA SMD-5962-97558 REV A-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL 8-INPUT POSITIVE-NAND GATES MONOLITHIC SILICON《8输入阳性与门晶体管硅单片电路数字双极微电路》.pdf_第3页
第3页 / 共12页
DLA SMD-5962-97558 REV A-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL 8-INPUT POSITIVE-NAND GATES MONOLITHIC SILICON《8输入阳性与门晶体管硅单片电路数字双极微电路》.pdf_第4页
第4页 / 共12页
DLA SMD-5962-97558 REV A-2006 MICROCIRCUIT DIGITAL BIPOLAR ADVANCED SCHOTTKY TTL 8-INPUT POSITIVE-NAND GATES MONOLITHIC SILICON《8输入阳性与门晶体管硅单片电路数字双极微电路》.pdf_第5页
第5页 / 共12页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Replace reference to MIL-STD-973 with reference to MIL-PRF-38535. Add paragraph 4.4.1c. - ro 06-06-09 R.MONNIN REV SHET REV SHET REV STATUS REV A A A A A A A A A A A OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY LARRY E. SHAW DEFEN

2、SE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY TUAN D. NGUYEN COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY RAY L. MONNIN AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 97-04-04 MICROCIRCUIT, DIG

3、ITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, 8-INPUT POSITIVE-NAND GATES, MONOLITHIC SILICON AMSC N/A REVISION LEVEL A SIZE A CAGE CODE 67268 5962-97558 SHEET 1 OF 11 DSCC FORM 2233 APR 97 5962-E369-06 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDA

4、RD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space applicatio

5、n (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 - 97558

6、01 Q C X Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2)Device class designatorCase outline (see 1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels

7、 and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit func

8、tion as follows: Device type Generic number Circuit function 01 54AS30 8 input positive nand gates 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certificat

9、ion to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Desc

10、riptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line D GDFP1-F14 or CDFP2-F14 14 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device

11、 class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ 3/ S

12、upply voltage range (VCC) . 7.0 V dc Input voltage (VI) . 7.0 V dc Operating free-air temperature range . -55C to +125C Maximum power dissipation (PD) 616 mW Storage temperature range -65C to +150C Junction temperature (TJ) 150C Thermal resistance, junction-to-case (JC) . See MIL-STD-1835 1.4 Recomm

13、ended operating conditions. 2/ 3/ Supply voltage range (VCC) +4.5 V dc to +5.5 V dc Minimum high level input voltage (VIH) +2.0 V Maximum low level input voltage (VIL) +0.8 V Maximum high level output current (IOH) . -2 mA Maximum low level output current (IOL) +20 mA Case operating temperature rang

14、e (TC) -55C to +125C 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the soli

15、citation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT

16、OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at http:/assist.daps.dla.mil/quicksearch/ or http:/assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbi

17、ns Avenue, Building 4D, Philadelphia, PA 19111-5094.) _ 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Unless otherwise noted, all voltages are referenced to GND. 3/ T

18、he limits for the parameters specified herein shall apply over the full specified VCCrange and case temperature range of -55C to +125C. Unused inputs must be held high or low. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAW

19、ING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 4 DSCC FORM 2234 APR 97 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in th

20、is document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the d

21、evice manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specif

22、ied herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in

23、 accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Test circuit and timing wavefor

24、ms. The test circuit and timing waveforms shall be as specified on figure 4. 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I

25、 and shall apply over the full case operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed i

26、n 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall

27、 still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required

28、 in MIL-PRF-38535. The compliance mark for device class M shall be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of t

29、his drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of

30、 supply for this drawing shall affirm that the manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as requir

31、ed for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herei

32、n) involving devices acquired to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required documen

33、tation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 8 (see MIL-PRF-38535, appendix A). Provided by IHSNot for ResaleNo

34、 reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TC +

35、125C 4.5 V VCC 5.5 V Group A subgroups Device type Limits 1/ Unit unless otherwise specified Min Max Input clamp voltage VIKII= -18 mA, VCC= 4.5 V 1,2,3 01 -1.2 V Short circuit output current IOS2/ VO= 2.25 V, VCC= 5.5 V 1,2,3 01 -30 -112 mA High level output voltage VOHIOH= -2 mA, VCC= 4.5 V to 5.5

36、 V 1,2,3 01 VCC- 2 V Low level output voltage VOLIOL= 20 mA, VCC= 4.5 V 1,2,3 01 0.5 V Input current at maximum input voltage IIVI= 7 V, VCC= 5.5 V 1,2,3 01 0.1 mA High level input current IIHVI= 2.7 V, VCC= 5.5 V 1,2,3 01 20 A Low level input current IILVI= 0.4 V, VCC= 5.5 V 1,2,3 01 -0.5 mA Supply

37、 current outputs high ICCHVI= 0 V, VCC= 5.5 V 1,2,3 01 1.5 mA Supply current outputs low ICCLVI= 4.5 V, VCC= 5.5 V 1,2,3 01 4.9 mA Functional test See 4.4.1b, VCC= 4.5 V to 5.5 V 7,8 01 Propagation delay time, low-to-high level output from input A, B, C, D, E, F, G, or H to output Y tPLHSee figure 4

38、, CL= 50 pF, RL= 500 , VCC= 4.5 V to 5.5 V 9,10,11 01 5.5 ns Propagation delay time, high-to-low level output from input A, B, C, D, E, F, G, or H to output Y tPHLSee figure 4, CL= 50 pF, RL= 500 , VCC= 4.5 V to 5.5 V 9,10,11 01 5 ns 1/ For negative and positive voltage and current values, the sign

39、designates the potential difference in reference to GND and the direction of current flow, respectively, and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. 2/ Not more than one output should be shorted at a time, and th

40、e duration of the short-circuit should not exceed one second. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 6 DSCC FORM

41、2234 APR 97 Device type 01 Case outlines C and D 2 Terminal number Terminal symbol 1 A NC 2 B A 3 C B 4 D C 5 E NC 6 F D 7 GND NC 8 Y E 9 NC F 10 NC GND 11 G NC 12 H Y 13 NC NC 14 VCCNC 15 - NC 16 - G 17 - NC 18 - H 19 - NC 20 - VCCNC = No connection FIGURE 1. Terminal connections. INPUTS OUTPUT A H

42、 Y All inputs H L One or more inputs L H FIGURE 2. Truth table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 7 DSCC FOR

43、M 2234 APR 97 FIGURE 3. Logic diagram. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 8 DSCC FORM 2234 APR 97 NOTES: 1. C

44、Lincludes probe and jig capacitance. 2. All input pulses have the following characteristics: PRR 1 MHz, tr= tf= 2 ns, duty cycle = 50%. 3. The outputs are measured one at a time with one transition per measurement. FIGURE 4. Test circuit and timing waveforms. Provided by IHSNot for ResaleNo reproduc

45、tion or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-97558 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL A SHEET 9 DSCC FORM 2234 APR 97 4. VERIFICATION 4.1 Sampling and inspection. For device classes Q and V, sampling and insp

46、ection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in acc

47、ordance with MIL-PRF-38535, appendix A. 4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method

48、 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. 4.2.1 Additional criteria for device class M. a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accor

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1