REG NASA-LLIS-1014-1997 Lessons Learned International Space Station (ISS) Program Ground Processing Schedule Test and Verification.pdf

上传人:unhappyhay135 文档编号:1018659 上传时间:2019-03-21 格式:PDF 页数:2 大小:13.28KB
下载 相关 举报
REG NASA-LLIS-1014-1997 Lessons Learned International Space Station (ISS) Program Ground Processing Schedule Test and Verification.pdf_第1页
第1页 / 共2页
REG NASA-LLIS-1014-1997 Lessons Learned International Space Station (ISS) Program Ground Processing Schedule Test and Verification.pdf_第2页
第2页 / 共2页
亲,该文档总共2页,全部预览完了,如果喜欢就下载吧!
资源描述

1、Lessons Learned Entry: 1014Lesson Info:a71 Lesson Number: 1014a71 Lesson Date: 1997-02-01a71 Submitting Organization: HQa71 Submitted by: David M. LengyelSubject: International Space Station (ISS) Program/Ground Processing Schedule/Test and Verification Description of Driving Event: Lack of Schedule

2、 Slack in ISS Program Causing Potential Decrease in Prelaunch Ground TestingLesson(s) Learned: The schedules for ISS buildup are tight, and there is little, if any, schedule slack to accommodate late or unavailable hardware. Schedule and/or budget pressures could lead to deferring work to orbit or c

3、urtailing prelaunch testing.Recommendation(s): ISS program plans for finishing and testing hardware before launch should not be compromised to meet either launch schedules or budgets.Evidence of Recurrence Control Effectiveness: NASA concurs. Integration testing is in the approved programs current b

4、aseline. Prelaunch integrated testing at KSC is based on the degree to which this testing abates program risk, weighed against the hardware damage risk and the cost and schedule impacts. The content for component, subassembly, and element-level testing is the minimum requirement for specification co

5、mpliance verification. A program-approved change would be required to eliminate this work. In fact, integration and testing are being strengthened as opportunities develop. A proposal to conduct multi-element integration testing is being planned, which would exploit the unique KSC ground processing

6、expertise. This would involve actual flight hardware to conduct end-to-end testing for assembly elements 3A, 4A, 5A, and 6A in the manner that these elements would be assembled on-orbit. ISS program requirements for on-orbit stage and assembly-complete capability reflect a thoroughly Provided by IHS

7、Not for ResaleNo reproduction or networking permitted without license from IHS-,-,-reviewed baseline. This baseline generally reflects a minimum required capability, which has incorporated improvements to satisfy an achievable crew workload. There is strong inherent resistance in the program, theref

8、ore, to bringing incomplete hardware to be processed at KSC, much less than to orbit, because of the minimum capability constraints and crew workload impacts.Documents Related to Lesson: N/AMission Directorate(s): a71 Space Operationsa71 Exploration SystemsAdditional Key Phrase(s): a71 Aerospace Saf

9、ety Advisory Panela71 Ground Operationsa71 Policy & Planninga71 Risk Management/Assessmenta71 Test & VerificationAdditional Info: Approval Info: a71 Approval Date: 2001-11-20a71 Approval Name: Bill Loewya71 Approval Organization: QSa71 Approval Phone Number: 202-358-0528Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

展开阅读全文
相关资源
猜你喜欢
  • CECC 75 301- 801 ISSUE 1-1994 High Density Rectangular Connectors Round Removable Crimp Contacts (En Ge)《高密度矩形连接器 圆形可移动卷曲触点(英 德)》.pdf CECC 75 301- 801 ISSUE 1-1994 High Density Rectangular Connectors Round Removable Crimp Contacts (En Ge)《高密度矩形连接器 圆形可移动卷曲触点(英 德)》.pdf
  • CECC 75201-013-1999 Electronic Components of Assessed Quality Detail Specification in Accordance with BS EN 175 200《按照英国标准EN 175 200评估电子元件质量标准细节》.pdf CECC 75201-013-1999 Electronic Components of Assessed Quality Detail Specification in Accordance with BS EN 175 200《按照英国标准EN 175 200评估电子元件质量标准细节》.pdf
  • CECC 81 101- 804 ISSUE 1-1994 Fibre Optic Branching Devices Type Non Wavelength Selective Transmissive Star 1 x 8 Ports Bidirectional Style Configuration A Fibre Type A1 a (En)《纤维光.pdf CECC 81 101- 804 ISSUE 1-1994 Fibre Optic Branching Devices Type Non Wavelength Selective Transmissive Star 1 x 8 Ports Bidirectional Style Configuration A Fibre Type A1 a (En)《纤维光.pdf
  • CECC 81 102- 801 ISSUE 1-1994 Fibre Optic Branching Devices Type Wavelength Selective Multiplexer Demultiplexer 1 x 2 Ports Bidirectional Style Configuration A Fibre Type B1 2 (En).pdf CECC 81 102- 801 ISSUE 1-1994 Fibre Optic Branching Devices Type Wavelength Selective Multiplexer Demultiplexer 1 x 2 Ports Bidirectional Style Configuration A Fibre Type B1 2 (En).pdf
  • CECC 90 101- 045 ISSUE 1-1987 UTE C 86-213 B 65 Digital Integrated Circuits in Accordance with FS 90 101 54 64 74 155 Dual 2-To-4 Line Decoder or 1-To-4 Line Demultiplexer (En)《UTE.pdf CECC 90 101- 045 ISSUE 1-1987 UTE C 86-213 B 65 Digital Integrated Circuits in Accordance with FS 90 101 54 64 74 155 Dual 2-To-4 Line Decoder or 1-To-4 Line Demultiplexer (En)《UTE.pdf
  • CECC 90 102- 036 ISSUE 1-1982 BS CECC 90 102-036 Dual Five-Input Positive-NOR Gates (En) AMD 1 (En)《BS CECC 90 102-036 二5输入正或非门(英文)修改件1(英文)》.pdf CECC 90 102- 036 ISSUE 1-1982 BS CECC 90 102-036 Dual Five-Input Positive-NOR Gates (En) AMD 1 (En)《BS CECC 90 102-036 二5输入正或非门(英文)修改件1(英文)》.pdf
  • CECC 90 102- 045 ISSUE 1-1982 BS CECC 90 102-045 Quadruple 2-Input Positive-NOR Gates (En)《BS CECC 90 102-045 四2输入正或非门(英文)》.pdf CECC 90 102- 045 ISSUE 1-1982 BS CECC 90 102-045 Quadruple 2-Input Positive-NOR Gates (En)《BS CECC 90 102-045 四2输入正或非门(英文)》.pdf
  • CECC 90 103- 185 ED 1-1982 UTE C 86-212 G3 Digital Integrated TTL Low Power Schottky Circuits Series L4 5S 64 LS 74 LS 84 LS (Fr)《UTE C 86-212 G3 数字集成TTL小功率肖特基电路 L4 5S 64 LS 74 LS .pdf CECC 90 103- 185 ED 1-1982 UTE C 86-212 G3 Digital Integrated TTL Low Power Schottky Circuits Series L4 5S 64 LS 74 LS 84 LS (Fr)《UTE C 86-212 G3 数字集成TTL小功率肖特基电路 L4 5S 64 LS 74 LS .pdf
  • CECC 90 103- 186 ED 2-1986 UTE C 86-212 ADD 1 G4 Digital Integrated TTL Low Power Schottky Circuits Series L4 5S 64 LS 74 LS 84 LS (Fr)《UTE C 86-212 ADD 1 G4 数字集成TTL小功率肖特基电路 L4 5S .pdf CECC 90 103- 186 ED 2-1986 UTE C 86-212 ADD 1 G4 Digital Integrated TTL Low Power Schottky Circuits Series L4 5S 64 LS 74 LS 84 LS (Fr)《UTE C 86-212 ADD 1 G4 数字集成TTL小功率肖特基电路 L4 5S .pdf
  • 相关搜索

    当前位置:首页 > 标准规范 > 国际标准 > 其他

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1