DLA DSCC-VID-V62 04735 REV B-2013 MICROCIRCUIT DIGITAL SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf

上传人:outsidejudge265 文档编号:689182 上传时间:2018-12-30 格式:PDF 页数:12 大小:221.05KB
下载 相关 举报
DLA DSCC-VID-V62 04735 REV B-2013 MICROCIRCUIT DIGITAL SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第1页
第1页 / 共12页
DLA DSCC-VID-V62 04735 REV B-2013 MICROCIRCUIT DIGITAL SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第2页
第2页 / 共12页
DLA DSCC-VID-V62 04735 REV B-2013 MICROCIRCUIT DIGITAL SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第3页
第3页 / 共12页
DLA DSCC-VID-V62 04735 REV B-2013 MICROCIRCUIT DIGITAL SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第4页
第4页 / 共12页
DLA DSCC-VID-V62 04735 REV B-2013 MICROCIRCUIT DIGITAL SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS MONOLITHIC SILICON.pdf_第5页
第5页 / 共12页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE APPROVED A Add device type 02. Update boilerplate. - CFS 06-07-18 Thomas M. Hess B Update boilerplate paragraphs to current requirements. - PHN 13-09-09 Thomas M. Hess CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 4

2、3218-3990 Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV STATUS OF PAGES REV B B B B B B B B B B B B PAGE 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/A PREPARED BY Phu H. Nguyen DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43218-3990 Original date of drawing CHECKED BY Phu

3、 H. Nguyen TITLE MICROCIRCUIT, DIGITAL, SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS, MONOLITHIC SILICON YY MM DD 04-07-07 APPROVED BY Thomas M. Hess SIZE A CODE IDENT. NO. 16236 DWG NO. V62/04735 REV B PAGE 1 OF 12 AMSC N/A 5962-V080-13 Provided by IHSNot for ResaleNo reproduction or networking perm

4、itted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 2 1. SCOPE 1.1 Scope. This drawing documents the general requirements of a high performance single bus buffer gate with 3-state outputs microcircuit, with an ope

5、rating temperature range of -40C to +85C for device 01 and -55C to +125C for device 02. 1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the eng

6、ineering documentation: V62/04735 - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) 1.2.1 Device type(s). Device type Generic Circuit function 01 SN74LVC1G125-EP Single bus buffer gate with 3-state outputs. 02 SN74LVC1G125-EP Single bus buffer gate with

7、 3-state outputs. 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 5 JEDEC MO-203 Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufac

8、turer: Finish designator Material A Hot solder dip B Tin-lead plate C Gold plate D Palladium E Gold flash palladium Z Other 1.3 Absolute maximum ratings. 1/ Supply voltage range, (VCC) . -0.5 V to +6.5 V Input voltage range, (VI) . -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high

9、impedance or power-off stage, (VO) -0.5 V to +6.5 V 2/ Voltage range applied to any output in the high or slow state, (VO) . -0.5 V to VCC+ 0.5 V 2/ 3/ Input clamp current, (IIK) (VI 0) -50 mA Output clamp current, (IOK) (VO 0) . -50 mA Continuous output current, (IO) . 50 mA Continuous current thro

10、ugh VCCor GND 100 mA Package thermal impedance (JA) 252C/W 4/ Storage temperature range, (TSTG) . -65C to +150C 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or

11、any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The input and output negative voltage ratings may exceeded if the input and output current ratings

12、 are observed. 3/ The value of VCCis provided in the recommended operating conditions table. 4/ The package thermal impedance is calculated in accordance with JESD 51-7. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS

13、COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 3 1.4 Recommended operating conditions. 5/ Supply voltage, (VCC): Operating +1.65 V to +5.5 V Minimum data retention only . +1.5 V Minimum high level input voltage, (VIH): VCC= 1.65 V to 1.95 V +0.65 x VCCVCC= 2.3 V to 2.7 V +1.

14、7 V VCC= 3.0 to 3.6 V . +2.0 V VCC= 4.5 V to 5.5 V +0.7 x VCCMaximum low level input voltage, (VIL): VCC= 1.65 V to 1.95 V +0.35 x VCCVCC= 2.3 V to 2.7 V +0.7 V VCC= 3.0 to 3.6 V . +0.8 V VCC= 4.5 V to 5.5 V +0.3 x VCCInput voltage, (VI) 0.0 V to +5.5 V Output voltage, (VO) 0.0 V to VCCMaximum high

15、level output current, (IOH): VCC= 1.65 V . -4 mA VCC= 2.3 V . -8 mA VCC= 3.0 V . -16 mA VCC= 3.0 V . -24 mA VCC= 4.5 V . -32 mA Maximum low level output current, (IOH): VCC= 1.65 V . 4 mA VCC= 2.3 V . 8 mA VCC= 3.0 V . 16 mA VCC= 3.0 V . 24 mA VCC= 4.5 V . 32 mA Maximum Input transition rise or fall

16、 rate (t/v): VCC= 1.8 V 0.15 V, 2.5 V 0.2 V 20 ns/V VCC= 3.3 V 0.3 V . 10 ns/V VCC= 5 V 0.5 V 5 ns/V Operating free air temperature, (TA): Device 01 -40C to +85C Device 02 -55C to +125C 5/ All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Provided by IHSNot

17、 for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 4 2. APPLICABLE DOCUMENTS JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC) JEP95 Registered and Standard Outlines fo

18、r Semiconductor Devices JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201-2107). 3.

19、 REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturers part number as shown in 6.3 herein and as follows: A. Manufacturers name, CAGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked wi

20、th the manufacturers part number and with items A and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimensio

21、n. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Logic diagram. The logic diagram s

22、hall be as shown in figure 3. 3.5.4 Function table. The function table shall be as shown in figure 4. 3.5.5 Load circuit and voltage waveforms. The load circuit and timing waveforms shall be as specified in figure 5 and 6. Provided by IHSNot for ResaleNo reproduction or networking permitted without

23、license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 5 TABLE I. Electrical performance characteristics. 1/ Test Symbol Conditions Device 01: -40C TA +85C Device 02: -55C TA +125C unless otherwise specified VCCDevice type Limits

24、Unit Min Max High level output voltage VOHIOH= -100 A 1.65 V to 5.5 V All VCC 0.1 V IOH= -4 mA 1.65 V 1.2 IOH= -8 mA 2.3 V 1.9 IOH= -16 mA 3.0 V 2.4 IOH= -24 mA 2.3 IOH= -32 mA 4.5 V 3.8 Low level output voltage VOLIOL= 100 A 1.65 V to 5.5 V All 0.1 V IOL= 4 mA 1.65 V 0.45 IOL= 8 mA 2.3 V 0.3 IOL= 1

25、6 mA 3.0 V 01 0.4 02 0.4 IOL= 24 mA 01 0.55 02 0.60 IOL= 32 mA 4.5 V 01 0.55 02 0.60 Input current A or B inputs IIVI= 5.5 V or GND 0 to 5.5 V All 5 A Input/output power off leakage current IoffVIor VO= 5.5 V 0 V 10 A High impedance state output current IOZVO= 0 to 5.5 V 3.6 V 10 A Quiescent supply

26、current ICCVI= 5.5 V or GND, IO= 0 1.65 V to 5.5 V 10 A Quiescent supply current delta ICCOne input at VCC 0.6 V, Other inputs at VCCor GND 3 V to 5.5 V 500 A Input capacitance CiVI= VCCor GND, VCC= 3.3 V, TA= 25C 3.3 V 4 Typ pF Propagation delay time from input A to output Y tpdCL= 15 pF See figure

27、 5 1.8 V 0.15 V 01 1.9 6.9 ns 2.5 V 0.2 V 0.7 4.6 3.3 V 0.3 V 0.6 3.7 5 V 0.5 V 0.5 3.4 Propagation delay time from input A to output Y tpdCL= 30 pF or 50 pF See figure 6 1.8 V 0.15 V 2.8 9 ns 2.5 V 0.2 V 1.2 5.5 3.3 V 0.3 V 1 4.5 5 V 0.5 V 1 4 See footnotes at end of the table. Provided by IHSNot f

28、or ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 6 TABLE I. Electrical performance characteristics - Continued. 1/ Test Symbol Conditions Device 01: -40C TA +85C Devic

29、e 02: -55C TA +125C unless otherwise specified VCCDevice type Limits Unit Min Max Enable time from input OE to output Y tenCL= 30 pF or 50 pF See figure 6 1.8 V 0.15 V 01 3.3 10.1 ns 2.5 V 0.2 V 1.5 6.6 3.3 V 0.3 V 1 5.3 5 V 0.5 V 1 5 Disable time from input OE to output Y tdisCL= 30 pF or 50 pF See

30、 figure 6 1.8 V 0.15 V 1.3 9.2 ns 2.5 V 0.2 V 1 5 3.3 V 0.3 V 1 5 5 V 0.5 V 1 4.2 Propagation delay time from input A to output Y tpdCL= 50 pF See figure 6 3.3 V 0.3 V 02 1 4.9 ns 5 V 0.5 V 1 4 Enable time from input OE to output Y tenCL= 50 pF See figure 6 3.3 V 0.3 V 1 5.8 ns 5 V 0.5 V 1 5 Disable

31、 time from input OE to output Y tdisCL= 50 pF See figure 6 3.3 V 0.3 V 1 5 ns 5 V 0.5 V 1 4.2 Power dissipation capacitance Cpdf = 10 MHz TA = 25C Outputs enabled 1.8 V All 18 Typ pF 2.5 V 18 Typ 3.3 V 19 Typ 5.0 V 21 Typ Outputs disabled 1.8 V 2 Typ 2.5 V 2 Typ 3.3 V 2 Typ 5.0 V 4 Typ 1/ Testing an

32、d other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametr

33、ic testing, product performance is assured by characterization and/or design. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 7 Case X Notes: 1. A

34、ll linear dimensions are in millimeters. 2. This drawing is subject to change without notice. 3. Body dimensions do not include mold flash or protrusion. 4. Fall within JEDEC MO-203. FIGURE 1. Case outlines. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IH

35、S-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 8 Case X Symbol Dimensions Inches Millimeters Min Max Min Max A .031 .043 0.80 1.10 A1 .000 .004 0.00 0.10 b .006 .012 0.15 0.30 c .005 NOM 0.13 NOM D .072 .084 1.85 2.15 E .043 .055 1.10 1.

36、40 E1 .070 .094 1.80 2.40 e .025 BSC 0.65 BSC L .010 .018 0.26 0.46 L1 .006 TYP 0.15 TYP FIGURE 1. Case outlines - Continued. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 D

37、WG NO. V62/04735 REV B PAGE 9 Case X Pin No. Signal name 1 OE 2 A 3 GND 4 Y 5 VCCFIGURE 2. Terminal connections. FIGURE 3. Logic diagram. Inputs Output Y OE A L H H L L L H X Z FIGURE 4. Function Table Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-

38、DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 10 Notes: 1. CLincludes probe and test fixture capacitance. 2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Wavefor

39、m 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. 3. All input pulses are supplied by generators having following characteristics: PRR 10 MHz, ZO= 50 . 4. The outputs are measured one at a time with one transition per measurement.

40、 5. tPLZand tPHZare the same tdis. 6. tPZLand tPZHare the same ten. 7. tPLHand tPHLare the same tpd. 8. All parameters and waveforms are not applicable to all devices. FIGURE 5. Load circuit and voltage waveforms. Provided by IHSNot for ResaleNo reproduction or networking permitted without license f

41、rom IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 11 Notes: 1. CLincludes probe and jig capacitance. 2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Wave

42、form 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. 3. All input pulses are supplied by generators having following characteristics: PRR 10 MHz, ZO= 50 . 4. The outputs are measured one at a time with one transition per measureme

43、nt. 5. tPLZand tPHZare the same tdis. 6. tPZLand tPZHare the same ten. 7. tPLHand tPHLare the same tpd. 8. All parameters and waveforms are not applicable to all devices. FIGURE 6. Load circuit and voltage waveforms. Provided by IHSNot for ResaleNo reproduction or networking permitted without licens

44、e from IHS-,-,-DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO SIZE A CODE IDENT NO. 16236 DWG NO. V62/04735 REV B PAGE 12 4. VERIFICATION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentati

45、on. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPARATION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manuf

46、acturers standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the devic

47、e manufacturers data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http:/www.landandmaritime.dla.mil/Programs/Smcr/. Vendor item drawing administrative control number 1/ Device manuf

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1