NEN 6371-1994 Vegetable and animal oils and fats Determination of copper iron and nickel contents by atomic absorption spectrometry Graphite furnace method《动植物油脂 铜，铁和镍含量的原子吸收光谱法测定 .pdf

相关资源

IRS 70778-2-2018 Recommendations for determining the carrying capacity and fatigue risks of existing metallic railway bridges.pdf

IRS 70712-2018 Rail defects.pdf

IRS 50596-6-2018 Conditions for coding intermodal loading units in combined transport combined transport lines and wagons.pdf

IRS 50596-5-2018 Transport of road vehicles on wagons-Technical Organisation-Conveyance of semi-trailers with P coding or N coding on recess wagons.pdf

IESNA TM-23-2017 Lighting Control Protocols.pdf

IESNA RP-2-2017 Recommended Practice for Retail Lighting.pdf

ITU-R RAPPORT M 766-2 FRENCH-1990 Feasibility of frequency sharing between the GPS and other services《全球定位系统和其他服务之间的频率共享的可行性》.pdf

ITU-R RAPPORT M 763-3 FRENCH-1990 Signal level variation due to multipath effects and blockage by ship-s superstructure in maritime mobile-satellite service lin.pdf

ITU-R RAPPORT M 739-1 FRENCH-1986 Interference due to intermodulation products in the land mobile service between 25 and 100 MHz《由于互调产物在陆地移动服务25和100 MHz之间产生的干扰》.pdf

ITU-R RAPPORT M 319-7 FRENCH-1990 Characteristics of equipment and principles governing the assignment of frequency channels between 25 and 100 MHz for land mob.pdf

猜你喜欢

JEDEC JESD8-4-1993 Center-Tap-Terminated (CTT) Low-Level High- Speed Interface Standard for Digital Integrated Circuits《数字集成电路的CTT低水平高速度接口标准》.pdf

JEDEC JESD8-5A 01-2007 2 5 V (PLUS OR MINUS) 0 2 V (Normal Range) and 1 8 V C 2 7 V (Wide Range) Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Ci.pdf

JEDEC JESD8-6-1995 High Speed Transceiver Logic (HSTL) A 1 5V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits《基于数字集成电路接口标准的高速收发器逻辑(HSTL)A 1 5输.pdf

JEDEC JESD8-7A-2006 1 8 V (PLUS OR MINUS) 0 15 V (Normal Range) and 1 2 - 1 95 V (Wide Range) Power Supply Voltage and Interface Standard for Non-Terminated Digital Integrated Circ.pdf

JEDEC JESD8-8-1996 Stub Series Terminated Logic for 3 3 Volts (SSTL-3)《3 3伏的短系列终止逻辑(SSTL-3)》.pdf

JEDEC JESD8-9B-2002 Stub Series Terminated Logic for 2 5 Volts (SSTL 2)《2 5伏的短系列终止逻辑(SSTL 2) 勘误 2002年10月18日》.pdf

JEDEC JESD80-1999 Standard for Description of 2 5 V CMOS Logic Devices《2 5 V CMOS逻辑设备的描述标准》.pdf

JEDEC JESD82-10A-2007 Definition of the SSTU32866 1 8 V Configurable Registered Buffer with Parity Test for DDR2 RDIMM Applications《SSTU32866的定义 DDR2 RDIMM应用软件28位1 2注册缓冲器加奇偶校验测试》.pdf

JEDEC JESD82-11-2004 Standard for Definition of CU878 PLL Clock Driver for Registered DDR2 DIMM Applications《DDR2 DIMM应用软件中CU878 PLL 时钟驱动器的标准定义》.pdf