DLA SMD-5962-87557 REV E-2006 MICROCIRCUIT DIGITAL ECL QUAD 2-INPUT NOR GATE MONOLITHIC SILICON《硅单块 四列二输入或非门 发射极耦合逻辑 数字微型电路》.pdf

上传人:syndromehi216 文档编号:699000 上传时间:2019-01-01 格式:PDF 页数:14 大小:100.75KB
下载 相关 举报
DLA SMD-5962-87557 REV E-2006 MICROCIRCUIT DIGITAL ECL QUAD 2-INPUT NOR GATE MONOLITHIC SILICON《硅单块 四列二输入或非门 发射极耦合逻辑 数字微型电路》.pdf_第1页
第1页 / 共14页
DLA SMD-5962-87557 REV E-2006 MICROCIRCUIT DIGITAL ECL QUAD 2-INPUT NOR GATE MONOLITHIC SILICON《硅单块 四列二输入或非门 发射极耦合逻辑 数字微型电路》.pdf_第2页
第2页 / 共14页
DLA SMD-5962-87557 REV E-2006 MICROCIRCUIT DIGITAL ECL QUAD 2-INPUT NOR GATE MONOLITHIC SILICON《硅单块 四列二输入或非门 发射极耦合逻辑 数字微型电路》.pdf_第3页
第3页 / 共14页
DLA SMD-5962-87557 REV E-2006 MICROCIRCUIT DIGITAL ECL QUAD 2-INPUT NOR GATE MONOLITHIC SILICON《硅单块 四列二输入或非门 发射极耦合逻辑 数字微型电路》.pdf_第4页
第4页 / 共14页
DLA SMD-5962-87557 REV E-2006 MICROCIRCUIT DIGITAL ECL QUAD 2-INPUT NOR GATE MONOLITHIC SILICON《硅单块 四列二输入或非门 发射极耦合逻辑 数字微型电路》.pdf_第5页
第5页 / 共14页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add Figure 4. Technical changes in 1.3, 1.4, table I, and Table II. Change vendors similar part number for case outline 2. Editorial changes throughout. mlp 89-08-23 Michael A. Frye B Changes in accordance with NOR 5962-R033-92. tvn 91-12-02 Moni

2、ca L. Poelking C Add package CDFP4-F16. Use new boilerplate. ljs 98-02-04 Raymond Monnin D Figure 4 modified to be consistent with Table I. ljs 98-08-12 Raymond Monnin E Update to current requirements. Editorial changes throughout. gap 06-04-05 Raymond Monnin The original first page of this document

3、 has been replaced. REV SHET REV SHET REV STATUS REV E E E E E E E E E E E E E OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/A PREPARED BY Monica L. Poelking DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY Monica L. Poelking COLUMBUS, OHIO 43218-3990 http:/www.dscc.dla

4、.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ECL, QUAD 2-INPUT AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 87-10-21 NOR GATE, MONOLITHIC SILICON AMSC N/A REVISION LEVEL E SIZE A CAGE CODE 67268 5962-87557 SHEET 1 OF

5、13 DSCC FORM 2233 APR 97 5962-E195-06Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 2 DSCC FORM 2234 APR 97 1. SCOPE 1.1

6、Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-87557 01 E X Drawing number Device type (se

7、e 1.2.1) Case outline(see 1.2.2) Lead finish(see 1.2.3)1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 10H502 Quad 2-input NOR gate 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as fo

8、llows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or CDIP2-T16 16 Dual -in-line F GDFP2-F16 or CDFP3-F16 16 Flat package X CDFP4-F16 16 Flat-package 2 CQCC1-N20 20 Square chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3

9、Absolute maximum ratings. Supply voltage range (VEE) . -8.0 V dc to 0.0 V dc Input voltage range . -5.2 V dc to 0.0 V dc Storage temperature range . -65C to +165C Lead temperature (soldering, 10 seconds) +300C Junction temperature (TJ) +165C Maximum power dissipation (PD) 1/ . 200 mW Thermal resista

10、nce, junction-to-case (JC) See MIL-STD-1835 1.4 Recommended operating conditions. Supply voltage range (VEE) . -5.46 V dc minimum to -4.94 V dc maximum Supply voltage range (VCC) -0.02 V dc to 0.02 V dc or 1.98 V dc to 2.02 V dc Ambient operating temperature range (TA) . -55C to +125C Minimum high l

11、evel input voltage (VIH): TA= +25C -0.780 V dc TA= +125C -0.650 V dc TA= -55C . -0.840 V dc Maximum low level input voltage (VIL) . -1.950 V dc 1/ Must withstand the added PDdue to short circuit test; e.g., IOS. Provided by IHSNot for ResaleNo reproduction or networking permitted without license fro

12、m IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 3 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form

13、 a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE

14、STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are avail

15、able online at http:/assist.daps.dla.mil;quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited h

16、erein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A

17、 for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product

18、 in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or functio

19、n of the device. These modifications shall not affect the PIN as described herein. A “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical di

20、mensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table(s). The truth table(s) shall be as sp

21、ecified on figure 2. 3.2.4 Logic diagram(s). The logic diagram(s) shall be as specified on figure 3. 3.2.5 Test circuit and switching waveforms. Test circuit and switching waveforms shall be as specified on figure 4. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the

22、electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTE

23、R COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 4 DSCC FORM 2234 APR 97 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accor

24、dance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking th

25、e “5962-“ on the device. 3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a “Q“ or “QML“ certification mark in accordance with MIL-PRF-38535 to

26、identify when the QML flow option is used. 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as a

27、n approved source of supply shall affirm that the manufacturers product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircu

28、its delivered to this drawing. 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing. 3.9 Verification and review. DSCC, DSCCs agent, and the acquiring activity retain the option to review the manufacturers facility and applicable re

29、quired documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 4. VERIFICATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. Screening shall be in accordance with meth

30、od 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document

31、 revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883. (2) TA= +125C, minimum. b.

32、 Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STA

33、NDARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 5 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max

34、Cases E, F, 2 and X Quiescent tests 1/ VIHVIL-0.780 -1.950 1 -1.010 -0.780 -0.650 -1.950 2 -0.860 -0.650 High level output voltage VOHOutputs terminated through 100 to -2 V -0.840 -1.950 3 -1.060 -0.840 V -0.780 -1.950 1 -1.950 -1.580 -0.650 -1.950 2 -1.950 -1.565 Low level output voltage VOLVCC= 0.

35、0 V VEE= -5.2 V 2/ -0.840 -1.950 3 -1.950 -1.610 V -1.110 -1.480 1 -1.010 -0.780 -0.960 -1.465 2 -0.860 -0.650 High level threshold output voltage VOHA-1.160 -1.510 3 -1.060 -0.840 V -1.110 -1.480 1 -1.950 -1.580 -0.960 -1.465 2 -1.950 -1.565 Low level threshold output voltage VOLA-1.160 -1.510 3 -1

36、.950 -1.610 V 1 -26 Power supply drain current 3/ IEEVEE= -5.46 V VCC= 0.0 V 2, 3 -29 mA 1 265 High level input current IIHVIH= -0.780 V at +25C -0.650 V at +125C 2, 3 425 A -0.840 V at -55C 1, 3 0.5 Low level input current IILVEE= -4.95 V 3/ VIL= -1.950 V, VCC= 0.0 V 2 0.3 A Functional tests See 4.

37、3.1c 7, 8A, 8B See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 6 DSCC FORM 2234 APR 97 TABL

38、E I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max Cases E, F and X Rapid tests 4/ VIHVIL-0.789 -1.950 1 -1.018 -0.789 -0.659 -1.950 2 -0.869 -0.659 High level output voltage VOHOutputs termin

39、ated through 100 to -2 V -0.849 -1.950 3 -1.069 -0.849 V -0.789 -1.950 1 -1.950 -1.583 -0.659 -1.950 2 -1.950 -1.568 Low level output voltage VOLVCC= 0.0 V VEE= -5.2 V 2/ -0.849 -1.950 3 -1.950 -1.613 V -1.118 -1.483 1 -1.018 -0.789 -0.969 -1.468 2 -0.869 -0.659 High level threshold output voltage V

40、OHA-1.169 -1.513 3 -1.069 -0.849 V -1.118 -1.483 1 -1.950 -1.583 -0.969 -1.468 2 -1.950 -1.568 Low level threshold output voltage VOLA-1.169 -1.513 3 -1.950 -1.613 V 1 -25 Power supply drain current 3/ IEEVEE= -5.46 V VCC= 0.0 V 2, 3 -28 mA 1 250 High level input current IIHVIH= -0.789 V at +25C -0.

41、659 V at +125C 2, 3 410 A -0.849 V at -55C 1, 3 0.5 Low level input current IILVEE= -4.94 V 3/ VIL= -1.950 V, VCC= 0.0 V 2 0.3 A Functional tests See 4.3.1c 7, 8A, 8B See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STAN

42、DARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Un

43、it Min Max Case 2 Rapid tests 4/ VIHVIL-0.794 -1.950 1 -1.023 -0.794 -0.665 -1.950 2 -0.874 -0.665 High level output voltage VOHOutputs terminated through 100 to -2 V -0.855 -1.950 3 -1.074 -0.855 V -0.794 -1.950 1 -1.950 -1.584 -0.665 -1.950 2 -1.950 -1.570 Low level output voltage VOLVCC= 0.0 V VE

44、E= -5.2 V 2/ -0.855 -1.950 3 -1.950 -1.615 V -1.123 -1.484 1 -1.023 -0.794 -0.974 -1.470 2 -0.874 -0.665 High level threshold output voltage VOHA-1.174 -1.515 3 -1.074 -0.855 V -1.123 -1.484 1 -1.950 -1.584 -0.974 -1.470 2 -1.950 -1.570 Low level threshold output voltage VOLA-1.174 -1.515 3 -1.950 -

45、1.615 V 1 -25 Power supply drain current 3/ IEEVEE= -5.46 V VCC= 0.0 V 2, 3 -28 mA 1 250 High level input current IIHVIH= -0.794 V at +25C -0.665 V at +125C 2, 3 410 A -0.855 V at -55C 1, 3 0.5 Low level input current IILVEE= -4.94 V 3/ VIL= -1.950 V, VCC= 0.0 V 2 0.3 A Functional tests See 4.3.1c 7

46、, 8A, 8B See footnotes at end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-87557 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL E SHEET 8 DSCC FORM 2234 APR 97 TABLE I. E

47、lectrical performance characteristics - Continued. Test Symbol Conditions -55C TA +125C unless otherwise specified Group A subgroups Limits Unit Min Max Cases E, F, 2 and X AC tests 9 0.50 1.60 10 0.55 1.70 Transition time tTLH, tTHLVEE= -2.94 V VCC= 2.0 V CL 5 pF 11 0.50 1.50 ns 9 0.40 1.25 10 0.40

48、 1.50 Propagation delay time, A, B to Y, Y tPHH, tPLL, tPLH, tPHLLoad all outputs through 100 to ground See figure 4 11 0.40 1.25 ns 1/ The quiescent limits are determined after a device has reached thermal equilibrium. This is defined as the reading taken with the device in a socket with 500 LFPM of +25 C, +125 C or -55 C (as applicable) air blowing on the unit in a transverse direction with

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 标准规范 > 国际标准 > 其他

copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
备案/许可证编号:苏ICP备17064731号-1