DLA SMD-5962-92180 REV B-2013 MICROCIRCUIT DIGITAL ADVANCED CMOS OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf

上传人:explodesoak291 文档编号:700178 上传时间:2019-01-01 格式:PDF 页数:18 大小:220.23KB
下载 相关 举报
DLA SMD-5962-92180 REV B-2013 MICROCIRCUIT DIGITAL ADVANCED CMOS OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第1页
第1页 / 共18页
DLA SMD-5962-92180 REV B-2013 MICROCIRCUIT DIGITAL ADVANCED CMOS OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第2页
第2页 / 共18页
DLA SMD-5962-92180 REV B-2013 MICROCIRCUIT DIGITAL ADVANCED CMOS OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第3页
第3页 / 共18页
DLA SMD-5962-92180 REV B-2013 MICROCIRCUIT DIGITAL ADVANCED CMOS OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第4页
第4页 / 共18页
DLA SMD-5962-92180 REV B-2013 MICROCIRCUIT DIGITAL ADVANCED CMOS OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS MONOLITHIC SILICON.pdf_第5页
第5页 / 共18页
点击查看更多>>
资源描述

1、 REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Update the boilerplate to current requirements as specified in MIL-PRF-38535. Editorial changes throughout. jak 06-10-02 Thomas M. Hess B Update the boilerplate paragraphs to current requirements as specified in MIL-PRF-38535. -jwc 13-02-25 Thoma

2、s M. Hess REV SHEET REV B B B SHEET 15 16 17 REV STATUS REV B B B B B B B B B B B B B B OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Thanh V. Nguyen DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http:/www.landandmaritime.dla.mil STANDARD MICROCIRCUIT DRAWING CHECKED BY Tha

3、nh V. Nguyen THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL D-TYPE LATCH WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 94-02-18 AMSC N/A REVISION LEVEL B SI

4、ZE A CAGE CODE 67268 5962-92180 SHEET 1 OF 17 DSCC FORM 2233 APR 97 5962-E247-13 Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92180 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 2

5、DSCC FORM 2234 APR 97 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PI

6、N). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962 - 92180 01 M R A Federal stock class designator RHA designator (see 1.2.1) Device type (see 1.2.2) Device class designator Case outline (see

7、1.2.4) Lead finish (see 1.2.5) / (see 1.2.3) / Drawing number 1.2.1 RHA designator. Device classes Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specifie

8、d RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 01 54ACQ573 Octal D-type latch with three-state outputs 1.2.3 Device

9、class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PR

10、F-38535, appendix A Q, or V Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line S GDFP2-F20 or CDFP3-F20 20

11、 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q, and V or MIL-PRF-38535, appendix A for device class M. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-ST

12、ANDARD MICROCIRCUIT DRAWING SIZE A 5962-92180 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 3 DSCC FORM 2234 APR 97 1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (VCC) . -0.5 V dc to +7.0 V dc DC input voltage range (VIN) . -0.5 V dc to VCC + 0.5 V dc DC output

13、 voltage range (VOUT) -0.5 V dc to VCC+ 0.5 V dc DC input clamp current (IIK): VIN= -0.5 V . -20 mA VIN= VCC+ 0.5 V . +20 mA DC output clamp current (IOK): VOUT= -0.5 V . -20 mA VOUT= VCC+ 0.5 V +20 mA DC output current (IOUT) (per output pin) . 50 mA DC VCCor GND current (ICC, IGND) (per pin) 50 mA

14、 Storage temperature range (TSTG) -65C to +150C Maximum power dissipation (PD) . 500 mW Lead temperature (soldering, 10 seconds) . +300C Thermal resistance, junction-to-case (JC) See MIL-STD-1835 Junction temperature (TJ) . +175C 1.4 Recommended operating conditions. 2/ 3/ Supply voltage range (VCC)

15、 . +2.0 V dc to +6.0 V dc Input voltage range (VIN) . 0.0 V to VCCOutput voltage range (VOUT) 0.0 V to VCCMinimum high level input voltage (VIH): VCC= 3.0 V . 2.1 V VCC= 4.5 V . 3.15 V VCC= 5.5 V . 3.85 V Maximum low level input voltage (VIL): VCC= 3.0 V . 0.9 V VCC= 4.5 V . 1.35 V VCC= 5.5 V . 1.65

16、 V Case operating temperature range (TC) -55C to +125C Minimum input edge rate (V/t): (VINfrom 0.3VCCto 0.7VCCor from 0.7VCCto 0.3VCC) 125 mV/ns Maximum high level output current (IOH): VCC= 3.0 V . -12 mA VCC= 4.5 V . -24 mA Maximum low level output current (IOL): VCC= 3.0 V . +12 mA VCC= 4.5 V . +

17、24 mA 1/ Stresses above the absolute maximum rating may cause permanent damage to the device, Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Unless otherwise noted, all voltages are referenced to GND. 3/ The limits for the parameters specified herein shal

18、l apply over the full specified VCCrange and case temperature range of -55C to +125C. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92180 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHE

19、ET 4 DSCC FORM 2234 APR 97 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in th

20、e solicitation or contract. DEPARTMENT OF DEFENSE SPECIFICATION MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. DEPAR

21、TMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at https:/assistdla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Phil

22、adelphia, PA 19111-5094.) 2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. JEDEC SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC

23、) JESD20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices. (Copies of these documents are available online at http:/www.jedec.org or from JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240S, Arlington, VA 22201-2107) 2.3 Order of pr

24、ecedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requ

25、irements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described he

26、rein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL

27、-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The

28、 truth table shall be as specified on figure 2. 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.5 Ground bounce waveforms and test circuit. The ground bounce waveforms and test circuit shall be as specified on figure 4. 3.2.6 Switching waveforms and test circuit. The sw

29、itching waveforms and test circuit shall be as specified on figure 5. 3.3 Electrical performance characteristics and post irradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I and

30、shall apply over the full case operating temperature range. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92180 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 5 DSCC FORM 2234 APR 97

31、 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturers PIN may also be mar

32、ked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the “5962-“ on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in

33、 accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a “QML“ or “Q“ as required in MIL-PRF-38535. The compliance mark for device class M shall

34、be a “C“ as required in MIL-PRF-38535, appendix A. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificat

35、e of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this drawing shall affirm that the

36、 manufacturers product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein. 3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535

37、 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M notification to DLA Land and Maritime -VA of change of product (see 6.2 herein) involving devices acquired

38、 to this drawing is required for any change that affects this drawing. 3.9 Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritime s agent, and the acquiring activity retain the option to review the manufacturers facility and applicable required d

39、ocumentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A). Provided by IHSNot for R

40、esaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92180 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 6 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characteristics. Test and MIL-STD-883 test method 1

41、/ Symbol Test conditions 2/ -55C TC +125C +3.0 V VCC +5.5 V unless otherwise specified VCCGroup A subgroups Limits 3/ Unit Min Max High level output voltage 3006 VOHFor all inputs affecting output under test, VIN= VIHor VILFor all other inputs, VIN= VCCor GND IOH= -50 A 3.0 V 1, 2, 3 2.90 V 4.5 V 1,

42、 2, 3 4.40 5.5 V 1, 2, 3 5.40 IOH= -12 mA 3.0 V 1 2.56 2, 3 2.40 IOH= -24 mA 4.5 V 1 3.86 2, 3 3.70 5.5 V 1 4.86 2, 3 4.70 IOH= -50 mA 4/ 5.5 V 1, 2, 3 3.85 Low level output voltage 3007 VOLFor all inputs affecting output under test, VIN= VIHor VILFor all other inputs, VIN= VCCor GND IOL= 50 A 3.0 V

43、 1, 2, 3 0.10 V 4.5 V 1, 2, 3 0.10 5.5 V 1, 2, 3 0.10 IOL= 12 mA 3.0 V 1 0.36 2, 3 0.50 IOL= 24 mA 4.5 V 1 0.36 2, 3 0.50 5.5 V 1 0.36 2, 3 0.50 IOL= 50 mA 4/ 5.5 V 1, 2, 3 1.65 Positive input clamp voltage 3022 VIC+For input under test IIN= 18 mA 4.5 V 1, 2, 3 5.7 V Negative input clamp voltage 302

44、2 VIC-For input under test IIN= -18 mA 4.5 V -1.2 Input current high 3010 IIHFor input under test, VIN= 5.5 V For all other inputs, VIN= VCCor GND 5.5 V 1 0.1 A 2, 3 1.0 Input current low 3009 IILFor input under test, VIN= 0.0 V For all other inputs, VIN= VCCor GND 5.5 V 1 -0.1 A 2, 3 -1.0 Three-sta

45、te output leakage current, high 3021 IOZH5/ OE = VIHor GND For all other inputs, VIN= VCCor GND VOUT= 5.5 V 5.5 V 1 0.5 A 2, 3 10.0 Three-state output leakage current, low 3020 IOZL5/ OE = VIHor GND For all other inputs, VIN= VCCor GND VOUT= 0.0 V 5.5 V 1 -0.5 A 2, 3 -10.0 Quiescent supply current,

46、output high 3005 ICCHOE = GND For all other inputs, VIN= VCCor GND 5.5 V 1 8.0 A 2, 3 160 Quiescent supply current, output low 3005 ICCL5.5 V 1 8.0 A 2, 3 160 Quiescent supply current, output three-state 3005 ICCZ5/ OE = VCCFor all other inputs, VIN= VCCor GND 5.5 V 1 8.0 A 2, 3 160 See footnotes at

47、 end of table. Provided by IHSNot for ResaleNo reproduction or networking permitted without license from IHS-,-,-STANDARD MICROCIRCUIT DRAWING SIZE A 5962-92180 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 7 DSCC FORM 2234 APR 97 TABLE I. Electrical performance characterist

48、ics Continued. Test and MIL-STD-883 test method 1/ Symbol Test conditions 2/ -55C TC +125C +3.0 V VCC +5.5 V unless otherwise specified VCCGroup A subgroups Limits 3/ Unit Min Max Input capacitance 3012 CINTC= +25C See 4.4.1c GND 4 12 pF Output capacitance 3012 COUT5/ 5.5 V 4 15 pF Power dissipation capacitance CPD6/ 5.0 V 4 50 pF Low level ground bounce noise VOLP7/ VIH= VCCVIL= 0.0 V TA= +25C See 4.4.1d See figure 4 5.0 V 4 1750 mV VOLV7/ 5.0 V 4 -1200 mV High level VCCbounce noise VOHP7/ 5.0 V 4 VOH+1000 mV VOHV7/ 5.0

展开阅读全文
相关资源
猜你喜欢
  • ASHRAE DA-07-031-2007 Requirements for a Probabilistic Quantiative Relative Risk-Based Decision Methodology for Reducing Vulnerability of Building Occupants to Extreme IAQ Events《为.pdf ASHRAE DA-07-031-2007 Requirements for a Probabilistic Quantiative Relative Risk-Based Decision Methodology for Reducing Vulnerability of Building Occupants to Extreme IAQ Events《为.pdf
  • ASHRAE DA-07-032-2007 Laboratory Evaluation of Residential Window Installation Methods on Stucco Wall Assemblies《灰泥墙集会对住宅窗安装方法的实验室评估》.pdf ASHRAE DA-07-032-2007 Laboratory Evaluation of Residential Window Installation Methods on Stucco Wall Assemblies《灰泥墙集会对住宅窗安装方法的实验室评估》.pdf
  • ASHRAE DA-07-033-2007 Evaluating Stucco-Clad Building Wall Systems through Hygrothermal Modeling《通过湿热建模来评价灰泥包层建筑墙体系统》.pdf ASHRAE DA-07-033-2007 Evaluating Stucco-Clad Building Wall Systems through Hygrothermal Modeling《通过湿热建模来评价灰泥包层建筑墙体系统》.pdf
  • ASHRAE DA-07-034-2007 Mold Risk Reduction Strategies for Builers《制造者的模具风险减少策略》.pdf ASHRAE DA-07-034-2007 Mold Risk Reduction Strategies for Builers《制造者的模具风险减少策略》.pdf
  • ASHRAE DA-07-035-2007 Use of Electronically Commutated Motors (ECMs) in Air Terminal Units《在民航站单位使用电子往返汽车(ECMs)》.pdf ASHRAE DA-07-035-2007 Use of Electronically Commutated Motors (ECMs) in Air Terminal Units《在民航站单位使用电子往返汽车(ECMs)》.pdf
  • ASHRAE DA-07-036-2007 Air Distribution in Rooms with a Fan-Driven Convector《风扇驱动变换器使空气在室内内的分配》.pdf ASHRAE DA-07-036-2007 Air Distribution in Rooms with a Fan-Driven Convector《风扇驱动变换器使空气在室内内的分配》.pdf
  • ASHRAE DA-07-037-2007 A New Idea That Is 40 Years Old-Air Curtain Hospital Operating Room Systems《使用40年-空气幕医院手术室系统新思路》.pdf ASHRAE DA-07-037-2007 A New Idea That Is 40 Years Old-Air Curtain Hospital Operating Room Systems《使用40年-空气幕医院手术室系统新思路》.pdf
  • ASHRAE DA-07-038-2007 Evaluating RNG k-e Models using PIV Data for Airflow in Animal Buildings at Different Ventilation Rates《在不同的通风量下气流在动物建筑物中 用PIV数据来评价RNG k-e模型》.pdf ASHRAE DA-07-038-2007 Evaluating RNG k-e Models using PIV Data for Airflow in Animal Buildings at Different Ventilation Rates《在不同的通风量下气流在动物建筑物中 用PIV数据来评价RNG k-e模型》.pdf
  • ASHRAE DA-07-040-2007 A Semi-Automated Commissioning Tool for VAV Air-Handling Units Functional Test Analyzer《变风量空调处理机组半自动化的调试工具 功能测试仪》.pdf ASHRAE DA-07-040-2007 A Semi-Automated Commissioning Tool for VAV Air-Handling Units Functional Test Analyzer《变风量空调处理机组半自动化的调试工具 功能测试仪》.pdf
  • 相关搜索

    当前位置:首页 > 标准规范 > 国际标准 > 其他

    copyright@ 2008-2019 麦多课文库(www.mydoc123.com)网站版权所有
    备案/许可证编号:苏ICP备17064731号-1